{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:21Z","timestamp":1750220181839,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530317","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"275-280","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Effective Test Method for Block RAMs in Heterogeneous FPGAs Based on a Novel Partial Bitstream Relocation Technique"],"prefix":"10.1145","author":[{"given":"Wei","family":"Xiong","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanze","family":"Li","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changpeng","family":"Sun","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huanlin","family":"Luo","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiafeng","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"220","volume-title":"Built-In Self-Test of embedded memory cores in Virtex-5 Field Programmable Gate Arrays,\" 2011 IEEE 43rd Southeastern Symposium on System Theory","author":"Dailey J. L.","year":"2011","unstructured":"J. L. Dailey , B. R. Garrison , M. D. Pulukuri and C. E. Stroud , \" Built-In Self-Test of embedded memory cores in Virtex-5 Field Programmable Gate Arrays,\" 2011 IEEE 43rd Southeastern Symposium on System Theory , 2011 , pp. 220 -- 225 , doi: 10.1109\/SSST.2011.5753810. 10.1109\/SSST.2011.5753810 J. L. Dailey, B. R. Garrison, M. D. Pulukuri and C. E. Stroud, \"Built-In Self-Test of embedded memory cores in Virtex-5 Field Programmable Gate Arrays,\" 2011 IEEE 43rd Southeastern Symposium on System Theory, 2011, pp. 220--225, doi: 10.1109\/SSST.2011.5753810."},{"key":"e_1_3_2_1_2_1","volume-title":"nanometer design for testability.\" Morgan Kaufmann Publishers Inc","author":"C. E.","year":"2007","unstructured":"Stroud, C. E. , et al. \"System-on-chip test architectures : nanometer design for testability.\" Morgan Kaufmann Publishers Inc . 2007 . Stroud, C. E., et al. \"System-on-chip test architectures: nanometer design for testability.\" Morgan Kaufmann Publishers Inc. 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655905"},{"key":"e_1_3_2_1_4_1","unstructured":"Xilinx. \"7 Series FPGAs Configuration User Guide\" 2018  Xilinx. \"7 Series FPGAs Configuration User Guide\" 2018"},{"volume-title":"Dynamic Function eXchange","year":"2021","key":"e_1_3_2_1_5_1","unstructured":"Xilinx. \"Vivado Design Suite User Guide : Dynamic Function eXchange \", 2021 Xilinx. \"Vivado Design Suite User Guide: Dynamic Function eXchange\", 2021"},{"key":"e_1_3_2_1_6_1","first-page":"175","volume-title":"Relocation of reconfigurable modules on Xilinx FPGA,\" 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","author":"Drahonovsk\u00fd T.","year":"2013","unstructured":"T. Drahonovsk\u00fd , M. Rozkovec and O. Nov\u00e1k , \" Relocation of reconfigurable modules on Xilinx FPGA,\" 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) , 2013 , pp. 175 -- 180 , doi: 10.1109\/DDECS.2013.6549812. 10.1109\/DDECS.2013.6549812 T. Drahonovsk\u00fd, M. Rozkovec and O. Nov\u00e1k, \"Relocation of reconfigurable modules on Xilinx FPGA,\" 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013, pp. 175--180, doi: 10.1109\/DDECS.2013.6549812."},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"RePaBit: Automated generation of relocatable partial bitstreams for Xilinx Zynq FPGAs,\" 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","author":"Rettkowski J.","year":"2016","unstructured":"J. Rettkowski , K. Friesen and D. G\u00f6hringer , \" RePaBit: Automated generation of relocatable partial bitstreams for Xilinx Zynq FPGAs,\" 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) , 2016 , pp. 1 -- 8 , doi: 10.1109\/ReConFig.2016.7857186. 10.1109\/ReConFig.2016.7857186 J. Rettkowski, K. Friesen and D. G\u00f6hringer, \"RePaBit: Automated generation of relocatable partial bitstreams for Xilinx Zynq FPGAs,\" 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig), 2016, pp. 1--8, doi: 10.1109\/ReConFig.2016.7857186."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado,\" 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","author":"Zamacola R.","year":"2018","unstructured":"R. Zamacola , A. Garc\u00eda Mart\u00ednez , J. Mora , A. Otero and E. de La Torre , \"IMPRESS : Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado,\" 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig) , 2018 , pp. 1 -- 8 , doi: 10.1109\/RECONFIG.2018.8641703. 10.1109\/RECONFIG.2018.8641703 R. Zamacola, A. Garc\u00eda Mart\u00ednez, J. Mora, A. Otero and E. de La Torre, \"IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado,\" 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), 2018, pp. 1--8, doi: 10.1109\/RECONFIG.2018.8641703."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2184107"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004586"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"Relocation-aware communication network for circuits on Xilinx FPGAs,\" 2017 27th International Conference on Field Programmable Logic and Applications (FPL)","author":"Adetomi A.","year":"2017","unstructured":"A. Adetomi , G. Enemali and T. Arslan , \" Relocation-aware communication network for circuits on Xilinx FPGAs,\" 2017 27th International Conference on Field Programmable Logic and Applications (FPL) , 2017 , pp. 1 -- 7 , doi: 10.23919\/FPL.2017.8056818. 10.23919\/FPL.2017.8056818 A. Adetomi, G. Enemali and T. Arslan, \"Relocation-aware communication network for circuits on Xilinx FPGAs,\" 2017 27th International Conference on Field Programmable Logic and Applications (FPL), 2017, pp. 1--7, doi: 10.23919\/FPL.2017.8056818."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2826014"},{"key":"e_1_3_2_1_13_1","first-page":"26","article-title":"An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories","unstructured":"Knaizuk and Hartmann , \" An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories ,\" in IEEE Transactions on Computers , vol. C - 26 , no. 11, pp. 1141--1144, Nov. 1977, doi: 10.1109\/TC.1977.1674761. 10.1109\/TC.1977.1674761 Knaizuk and Hartmann, \"An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories,\" in IEEE Transactions on Computers, vol. C-26, no. 11, pp. 1141--1144, Nov. 1977, doi: 10.1109\/TC.1977.1674761.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_14_1","unstructured":"ChangPeng Sun \"Research on Functional Test Method of BRAM in FPGA \" Fudan University MS thesis 2021  ChangPeng Sun \"Research on Functional Test Method of BRAM in FPGA \" Fudan University MS thesis 2021"},{"key":"e_1_3_2_1_15_1","unstructured":"Xilinx. \"7 Series FPGAs Memory Resources User Guide\" 2019  Xilinx. \"7 Series FPGAs Memory Resources User Guide\" 2019"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Irvine CA USA","acronym":"GLSVLSI '22"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530317","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530317"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":15,"alternative-id":["10.1145\/3526241.3530317","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530317","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}