{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:22Z","timestamp":1750220182343,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530327","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"217-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["SRS-Mig"],"prefix":"10.1145","author":[{"given":"Aswathy","family":"N. S.","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}]},{"given":"Sreesiddesh","family":"Bhavanasi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}]},{"given":"Arnab","family":"Sarkar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kharagpur, Kharagpur, India"}]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"et al","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R Hower , Tushar Krishna , Somayeh Sardashti , et al . 2011 . The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1--7. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, et al . 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1--7."},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968497"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3364179"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"key":"e_1_3_2_2_9_1","volume-title":"Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3","author":"Mutlu Onur","year":"2014","unstructured":"Onur Mutlu and Lavanya Subramanian . 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3 ( 2014 ), 19--55. Onur Mutlu and Lavanya Subramanian. 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3 (2014), 19--55."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_2_13_1","volume-title":"Phase change materials and phase change memory. MRS bulletin 39, 8","author":"Raoux Simone","year":"2014","unstructured":"Simone Raoux , Feng Xiong , Matthias Wuttig , and Eric Pop . 2014. Phase change materials and phase change memory. MRS bulletin 39, 8 ( 2014 ), 703--710. Simone Raoux, Feng Xiong, Matthias Wuttig, and Eric Pop. 2014. Phase change materials and phase change memory. MRS bulletin 39, 8 (2014), 703--710."},{"key":"e_1_3_2_2_14_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 936--941","author":"Salkhordeh Reza","year":"2016","unstructured":"Reza Salkhordeh and Hossein Asadi . 2016 . An operating system level data migration scheme in hybrid DRAM-NVM memory architecture. In 2016 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 936--941 . Reza Salkhordeh and Hossein Asadi. 2016. An operating system level data migration scheme in hybrid DRAM-NVM memory architecture. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 936--941."},{"key":"e_1_3_2_2_15_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 860--865","author":"Tan Yujuan","year":"2019","unstructured":"Yujuan Tan , Baiping Wang , Zhichao Yan , Qiuwei Deng , Xianzhang Chen , and Duo Liu . 2019 . Uimigrate: Adaptive data migration for hybrid non-volatile memory systems. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 860--865 . Yujuan Tan, Baiping Wang, Zhichao Yan, Qiuwei Deng, Xianzhang Chen, and Duo Liu. 2019. Uimigrate: Adaptive data migration for hybrid non-volatile memory systems. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 860--865."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.10"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2907294.2907321"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Irvine CA USA","acronym":"GLSVLSI '22"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530327","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530327"}},"subtitle":["Selection and Run-time Scheduling of page Migration for improved response time in hybrid PCM-DRAM memories"],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":19,"alternative-id":["10.1145\/3526241.3530327","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530327","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}