{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T18:43:52Z","timestamp":1782413032799,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SERB Project","award":["CRG\/2021\/00740"],"award-info":[{"award-number":["CRG\/2021\/00740"]}]},{"name":"ISEA Project Phase II"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530333","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"411-416","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Securing On-chip Interconnect against Delay Trojan using Dynamic Adaptive Caging"],"prefix":"10.1145","author":[{"given":"Ruchika","family":"Gupta","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vedika J.","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Jose","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sukumar","family":"Nandi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","first-page":"43","article-title":"Intel xeon phiTM coprocessor - The Architecture","volume":"176","author":"Chrysos G.","year":"2014","unstructured":"G. Chrysos , \" Intel xeon phiTM coprocessor - The Architecture ,\" Intel Whitepaper , vol. 176 , pp. 43 -- 50 , 2014 . G. Chrysos, \"Intel xeon phiTM coprocessor - The Architecture,\" Intel Whitepaper, vol. 176, pp. 43--50, 2014.","journal-title":"Intel Whitepaper"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2448532"},{"key":"e_1_3_2_2_3_1","first-page":"161","volume-title":"Real-time communication analysis for on-chip networks with wormhole switching,\" in Second ACM\/IEEE International SymposiumonNetworks-on-Chip(nocs2008)","author":"Shi Z.","year":"2008","unstructured":"Z. Shi and A. Burns , \" Real-time communication analysis for on-chip networks with wormhole switching,\" in Second ACM\/IEEE International SymposiumonNetworks-on-Chip(nocs2008) . IEEE , 2008 ,pp. 161 -- 170 . Z. Shi and A. Burns, \"Real-time communication analysis for on-chip networks with wormhole switching,\" in Second ACM\/IEEE International SymposiumonNetworks-on-Chip(nocs2008). IEEE,2008,pp.161--170."},{"key":"e_1_3_2_2_4_1","volume-title":"Networking Mechanisms for delay-sensitive applications","author":"Podlesny M.","year":"2009","unstructured":"M. Podlesny , Networking Mechanisms for delay-sensitive applications . Washington University in St. Louis, 2009 . M. Podlesny, Networking Mechanisms for delay-sensitive applications. Washington University in St. Louis, 2009."},{"key":"e_1_3_2_2_5_1","first-page":"1","volume-title":"IEEE","author":"Boraten T. H.","year":"2018","unstructured":"T. H. Boraten and A. K. Kodi , \" Securing nocs against timing attacks with noninterference based adaptive routing,\" in 2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS) . IEEE , 2018 , pp. 1 -- 8 . T. H. Boraten and A. K. Kodi, \"Securing nocs against timing attacks with noninterference based adaptive routing,\" in 2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2018, pp. 1--8."},{"key":"e_1_3_2_2_6_1","volume-title":"A survey of hardware trojan taxon- omy and detection,\" IEEE design test of computers","author":"Tehranipoor M.","unstructured":"M. Tehranipoor and F. Koushanfar , \" A survey of hardware trojan taxon- omy and detection,\" IEEE design test of computers , vol. 27 , no. 1, pp. 10--25, 2010. M. Tehranipoor and F. Koushanfar, \"A survey of hardware trojan taxon- omy and detection,\" IEEE design test of computers, vol. 27, no. 1, pp. 10--25, 2010."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.01.004"},{"key":"e_1_3_2_2_8_1","volume-title":"IEEE\/ACM","author":"Gupta V. JK, M. R, R.","year":"2021","unstructured":"V. JK, M. R, R. Gupta , J. Jose , and S. Nandi , \" Packet header attack by hardware trojan in noc based tcmp and its impact analysis,\" in 2021 15th IEEE ACM International Symposium on Networks on Chip (NOCS) . IEEE\/ACM , 2021 . V. JK, M. R, R. Gupta, J. Jose, and S. Nandi, \"Packet header attack by hardware trojan in noc based tcmp and its impact analysis,\" in 2021 15th IEEE ACM International Symposium on Networks on Chip (NOCS). IEEE\/ACM, 2021."},{"key":"e_1_3_2_2_9_1","first-page":"1","volume-title":"Fort-nocs: Mitigating the threat of a compromised noc,\" in Proceedings of the 51st Annual Design Automation Conference","author":"Ancajas D. M.","year":"2014","unstructured":"D. M. Ancajas , K. Chakraborty , and S. Roy , \" Fort-nocs: Mitigating the threat of a compromised noc,\" in Proceedings of the 51st Annual Design Automation Conference , 2014 , pp. 1 -- 6 . D. M. Ancajas, K. Chakraborty, and S. Roy, \"Fort-nocs: Mitigating the threat of a compromised noc,\" in Proceedings of the 51st Annual Design Automation Conference, 2014, pp. 1--6."},{"key":"e_1_3_2_2_10_1","first-page":"45","volume-title":"Bisa: Built-in self-authentication for preventing hardware trojan insertion,\" in 2013 IEEE international symposium onhardware oriented security and trust(HOST)","author":"Xiao K.","year":"2013","unstructured":"K. Xiao and M. Tehranipoor , \" Bisa: Built-in self-authentication for preventing hardware trojan insertion,\" in 2013 IEEE international symposium onhardware oriented security and trust(HOST) . IEEE , 2013 ,pp. 45 -- 50 . K. Xiao and M. Tehranipoor, \"Bisa: Built-in self-authentication for preventing hardware trojan insertion,\" in 2013 IEEE international symposium onhardware oriented security and trust(HOST). IEEE,2013,pp.45--50."},{"key":"e_1_3_2_2_11_1","first-page":"337","volume-title":"Adaptive packet throttling technique for congestion management in mesh nocs,\" in International Symposium on VLSI Design and Test","author":"Aswathy N.","year":"2017","unstructured":"N. Aswathy , R. R. Raj , A. Das , J. Jose , and V. Josna , \" Adaptive packet throttling technique for congestion management in mesh nocs,\" in International Symposium on VLSI Design and Test . Springer , 2017 , pp. 337 -- 344 . N. Aswathy, R. R. Raj, A. Das, J. Jose, and V. Josna, \"Adaptive packet throttling technique for congestion management in mesh nocs,\" in International Symposium on VLSI Design and Test. Springer, 2017, pp. 337--344."},{"key":"e_1_3_2_2_12_1","first-page":"137","volume-title":"IEEE","author":"Wang C.","year":"2010","unstructured":"C. Wang , W.-H. Hu , and N. Bagherzadeh , \" Congestion-aware network- on-chip router architecture,\" in 2010 15th CSI International Symposium on Computer Architecture and Digital Systems . IEEE , 2010 , pp. 137 -- 144 . C. Wang, W.-H. Hu, and N. Bagherzadeh, \"Congestion-aware network- on-chip router architecture,\" in 2010 15th CSI International Symposium on Computer Architecture and Digital Systems. IEEE, 2010, pp. 137-- 144."},{"key":"e_1_3_2_2_13_1","first-page":"1","volume-title":"IEEE","author":"Manju R.","year":"2020","unstructured":"R. Manju , A. Das , J. Jose , and P. Mishra , \" Sectar: Secure NoC using trojan aware routing,\" in International Symposium on Networks-on-Chip . IEEE , 2020 , pp. 1 -- 8 . R. Manju, A. Das, J. Jose, and P. Mishra, \"Sectar: Secure NoC using trojan aware routing,\" in International Symposium on Networks-on-Chip. IEEE, 2020, pp. 1--8."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-69131-8_11"},{"key":"e_1_3_2_2_15_1","first-page":"1","volume-title":"IEEE","author":"Das A.","year":"2018","unstructured":"A. Das , S. Babu , J. Jose , S. Jose , and M. Palesi , \" Critical packet priori- tisation by slack-aware re-routing in on-chip networks,\" in 2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS) . IEEE , 2018 , pp. 1 -- 8 . A. Das, S. Babu, J. Jose, S. Jose, and M. Palesi, \"Critical packet priori- tisation by slack-aware re-routing in on-chip networks,\" in 2018 Twelfth IEEE\/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2018, pp. 1--8."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.007"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","location":"Irvine CA USA","acronym":"GLSVLSI '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530333","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":17,"alternative-id":["10.1145\/3526241.3530333","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530333","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}