{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:40:07Z","timestamp":1750189207991,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["DGE-2114200"],"award-info":[{"award-number":["DGE-2114200"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530341","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"21-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Watermarked ReRAM: A Technique to Prevent Counterfeit Memory Chips"],"prefix":"10.1145","author":[{"given":"Farah","family":"Ferdaus","sequence":"first","affiliation":[{"name":"Florida International University, Miami, FL, USA"}]},{"given":"Bashir Mohammad Sabquat","family":"Bahar Talukder","sequence":"additional","affiliation":[{"name":"Florida International University, Miami, FL, USA"}]},{"given":"Md Tauhidur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Florida International University, Miami, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"2015 33rd IEEE International Conference on Computer Design (ICCD)","volume":"5","author":"Masashi","unstructured":"Masashi Arita et al. 2015. Switching operation and degradation of resistive random access memory composed of tungsten oxide and copper investigated using in-situ TEM . In 2015 33rd IEEE International Conference on Computer Design (ICCD) , Vol. 5 . https:\/\/doi.org\/10.1038\/srep17103 10.1038\/srep17103 Masashi Arita et al. 2015. Switching operation and degradation of resistive random access memory composed of tungsten oxide and copper investigated using in-situ TEM. In 2015 33rd IEEE International Conference on Computer Design (ICCD), Vol. 5. https:\/\/doi.org\/10.1038\/srep17103"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501311"},{"key":"e_1_3_2_2_3_1","volume-title":"Counterfeit Chips 101: Protect Your Next Design. https:\/\/blogs.synopsys.com\/from-silicon-to-software\/2021\/11\/02\/what-are-counterfeit-chips\/","author":"Borza Mike","year":"2021","unstructured":"Mike Borza . 2021. Counterfeit Chips 101: Protect Your Next Design. https:\/\/blogs.synopsys.com\/from-silicon-to-software\/2021\/11\/02\/what-are-counterfeit-chips\/ 18 November , 2021 . Mike Borza. 2021. Counterfeit Chips 101: Protect Your Next Design. https:\/\/blogs.synopsys.com\/from-silicon-to-software\/2021\/11\/02\/what-are-counterfeit-chips\/ 18 November, 2021."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2961505"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653606"},{"key":"e_1_3_2_2_6_1","volume-title":"Conference on Cryptographic Hardware and Embedded Systems.","author":"Forte DJ","year":"2018","unstructured":"DJ Forte and RS Chakraborty . 2018 . Counterfeit Integrated Circuits: Threats, Detection, and Avoidance . In Conference on Cryptographic Hardware and Embedded Systems. DJ Forte and RS Chakraborty. 2018. Counterfeit Integrated Circuits: Threats, Detection, and Avoidance. In Conference on Cryptographic Hardware and Embedded Systems."},{"key":"e_1_3_2_2_7_1","unstructured":"Fujitsu Semiconductor Memory Solution. 2019. ReRAM (Resistive Random Access Memory). Retrieved 15 October 2021 from https:\/\/www.fujitsu.com\/jp\/group\/fsm\/en\/products\/reram\/  Fujitsu Semiconductor Memory Solution. 2019. ReRAM (Resistive Random Access Memory). Retrieved 15 October 2021 from https:\/\/www.fujitsu.com\/jp\/group\/fsm\/en\/products\/reram\/"},{"key":"#cr-split#-e_1_3_2_2_8_1.1","doi-asserted-by":"crossref","unstructured":"Bogdan Govoreanu et al. 2013. Complementary Role of Field and Temperature in Triggering ON\/OFF Switching Mechanisms in Hf\/HfO2 Resistive RAM Cells. IEEE transactions on electron devices 60 8 (2013) 2471--2478. https:\/\/doi.org\/10.1109\/TED.2013.2266357 10.1109\/TED.2013.2266357","DOI":"10.1109\/TED.2013.2266357"},{"key":"#cr-split#-e_1_3_2_2_8_1.2","doi-asserted-by":"crossref","unstructured":"Bogdan Govoreanu et al. 2013. Complementary Role of Field and Temperature in Triggering ON\/OFF Switching Mechanisms in Hf\/HfO2 Resistive RAM Cells. IEEE transactions on electron devices 60 8 (2013) 2471--2478. https:\/\/doi.org\/10.1109\/TED.2013.2266357","DOI":"10.1109\/TED.2013.2266357"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5428-2"},{"key":"e_1_3_2_2_11_1","volume-title":"2019 IEEE International Solid-State Circuits Conference - (ISSCC). 212--214","author":"Pulkit","year":"2019","unstructured":"Pulkit Jain et al. 2019. 13.2 A 3.6Mb 10.1Mb\/mm2 Embedded Non-Volatile ReRAM Macro in 22nm FinFET Technology with Adaptive Forming\/Set\/Reset Schemes Yielding Down to 0.5V with Sensing Time of 5ns at 0.7V . In 2019 IEEE International Solid-State Circuits Conference - (ISSCC). 212--214 . https:\/\/doi.org\/10.1109\/ISSCC. 2019 .8662393 10.1109\/ISSCC.2019.8662393 Pulkit Jain et al. 2019. 13.2 A 3.6Mb 10.1Mb\/mm2 Embedded Non-Volatile ReRAM Macro in 22nm FinFET Technology with Adaptive Forming\/Set\/Reset Schemes Yielding Down to 0.5V with Sensing Time of 5ns at 0.7V. In 2019 IEEE International Solid-State Circuits Conference - (ISSCC). 212--214. https:\/\/doi.org\/10.1109\/ISSCC.2019.8662393"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00080-y"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357125"},{"key":"e_1_3_2_2_14_1","first-page":"139","article-title":"Systems and methods for identifying counterfeit memory","volume":"11","author":"Tauhidur Rahman M","year":"2021","unstructured":"M Tauhidur Rahman and Bashir Mohammad Sabquat Bahar Talukder . 2021 . Systems and methods for identifying counterfeit memory . US Patent 11 , 139 ,043. M Tauhidur Rahman and Bashir Mohammad Sabquat Bahar Talukder. 2021. Systems and methods for identifying counterfeit memory. US Patent 11,139,043.","journal-title":"US Patent"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015451"},{"volume-title":"2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 111--121","author":"Bahar BMS","key":"e_1_3_2_2_17_1","unstructured":"BMS Bahar Talukder et al. 2020. Towards the avoidance of counterfeit memory: Identifying the DRAM origin . In 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 111--121 . BMS Bahar Talukder et al. 2020. Towards the avoidance of counterfeit memory: Identifying the DRAM origin. In 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 111--121."},{"key":"e_1_3_2_2_18_1","volume-title":"2012 IEEE Silicon Nanoelectronics Workshop (SNW). 1--4. https:\/\/doi.org\/10","author":"Yi","year":"2012","unstructured":"Yi Wu et al. 2012. Recent progress of resistive switching random access memory (RRAM) . In 2012 IEEE Silicon Nanoelectronics Workshop (SNW). 1--4. https:\/\/doi.org\/10 .1109\/SNW. 2012 .6243331 10.1109\/SNW.2012.6243331 Yi Wu et al. 2012. Recent progress of resistive switching random access memory (RRAM). In 2012 IEEE Silicon Nanoelectronics Workshop (SNW). 1--4. https:\/\/doi.org\/10.1109\/SNW.2012.6243331"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl900006g"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Irvine CA USA","acronym":"GLSVLSI '22"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530341","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3526241.3530341","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530341","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530341"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":20,"alternative-id":["10.1145\/3526241.3530341","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530341","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}