{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:26:38Z","timestamp":1781886398455,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["No.2003749 No. 2144751"],"award-info":[{"award-number":["No.2003749 No. 2144751"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530349","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"39-44","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["MnM: A Fast and Efficient Min\/Max Searching in MRAM"],"prefix":"10.1145","author":[{"given":"Amitesh","family":"Sridharan","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"[n.d.]. T10I4D100K dataset. http:\/\/fimi.cs.helsinki.fi  [n.d.]. T10I4D100K dataset. http:\/\/fimi.cs.helsinki.fi"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"crossref","unstructured":"S. Li andothers. 2016. NVSim-CAM: A circuit-level simulator for emerging nonvolatile memory based Content-Addressable Memory. In 2016 ICCAD. 1--7.  S. Li andothers. 2016. NVSim-CAM: A circuit-level simulator for emerging nonvolatile memory based Content-Addressable Memory. In 2016 ICCAD. 1--7.","DOI":"10.1145\/2966986.2967059"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"e_1_3_2_2_4_1","volume-title":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Shaahin","unstructured":"Shaahin Angizi et al. 2019. Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations . In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). Shaahin Angizi et al. 2019. Redram: A reconfigurable processing-in-dram platform for accelerating bulk bit-wise operations. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_2_5_1","volume-title":"CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). 1--6. https:\/\/doi.org\/10","author":"Angizi Shaahin","year":"2018","unstructured":"Shaahin Angizi , Zhezhi He , Adnan Siraj Rakin , and Deliang Fan . 2018 . CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). 1--6. https:\/\/doi.org\/10 .1109\/DAC.2018.8465860 10.1109\/DAC.2018.8465860 Shaahin Angizi, Zhezhi He, Adnan Siraj Rakin, and Deliang Fan. 2018. CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). 1--6. https:\/\/doi.org\/10.1109\/DAC.2018.8465860"},{"key":"e_1_3_2_2_6_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 378--383","author":"Angizi Shaahin","year":"2019","unstructured":"Shaahin Angizi , Jiao Sun , Wei Zhang , and Deliang Fan . 2019 . GraphS: A graph processing accelerator leveraging SOT-MRAM. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 378--383 . Shaahin Angizi, Jiao Sun, Wei Zhang, and Deliang Fan. 2019. GraphS: A graph processing accelerator leveraging SOT-MRAM. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 378--383."},{"key":"e_1_3_2_2_7_1","first-page":"2","article-title":"Google Workloads for Consumer Devices","volume":"53","author":"Amirali Boroumand","year":"2018","unstructured":"Amirali Boroumand et al . 2018 . Google Workloads for Consumer Devices : Mitigating Data Movement Bottlenecks. SIGPLAN Not. 53 , 2 (March 2018), 316--331. Amirali Boroumand et al . 2018. Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. SIGPLAN Not. 53, 2 (March 2018), 316--331.","journal-title":"Mitigating Data Movement Bottlenecks. SIGPLAN Not."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_2_9_1","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"Xiangyu Dong","year":"2012","unstructured":"Xiangyu Dong et al . 2012 . Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory . IEEE TCAD 31 (2012), 994 -- 1007 . Xiangyu Dong et al . 2012. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE TCAD 31 (2012), 994--1007.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053725"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","unstructured":"Mohamed A Ismail etal . 1989. Multidimensional data clustering utilizing hybrid search strategies. Pattern recognition 22 (1989) 75--89.  Mohamed A Ismail et al . 1989. Multidimensional data clustering utilizing hybrid search strategies. Pattern recognition 22 (1989) 75--89.","DOI":"10.1016\/0031-3203(89)90040-X"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"e_1_3_2_2_14_1","volume-title":"XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks. In 2018 IEEE Symposium on VLSI Technology. 173--174","author":"Jiang Zhewei","year":"2018","unstructured":"Zhewei Jiang , Shihui Yin , Mingoo Seok , and Jae-sun Seo. 2018 . XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks. In 2018 IEEE Symposium on VLSI Technology. 173--174 . https:\/\/doi.org\/10.1109\/VLSIT.2018.8510687 10.1109\/VLSIT.2018.8510687 Zhewei Jiang, Shihui Yin, Mingoo Seok, and Jae-sun Seo. 2018. XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks. In 2018 IEEE Symposium on VLSI Technology. 173--174. https:\/\/doi.org\/10.1109\/VLSIT.2018.8510687"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/321765.321768"},{"key":"e_1_3_2_2_16_1","first-page":"145","article-title":"Chromosome sorting and DNA sequence localization. Cytometry","volume":"3","author":"Lebo Roger V","year":"1982","unstructured":"Roger V Lebo . 1982 . Chromosome sorting and DNA sequence localization. Cytometry : The Journal of the International Society for Analytical Cytology 3 (1982), 145 -- 154 . Roger V Lebo. 1982. Chromosome sorting and DNA sequence localization. Cytometry: The Journal of the International Society for Analytical Cytology 3 (1982), 145--154.","journal-title":"The Journal of the International Society for Analytical Cytology"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"e_1_3_2_2_18_1","volume-title":"Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In 53rd DAC. 1--6.","author":"S. Li","year":"2016","unstructured":"S. Li et al . 2016 . Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In 53rd DAC. 1--6. S. Li et al . 2016. Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In 53rd DAC. 1--6."},{"key":"e_1_3_2_2_19_1","volume-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In 2017 MICRO. 288--301.","author":"S. Li","year":"2017","unstructured":"S. Li et al. 2017 . DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In 2017 MICRO. 288--301. S. Li et al. 2017. DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In 2017 MICRO. 288--301."},{"key":"#cr-split#-e_1_3_2_2_20_1.1","doi-asserted-by":"crossref","unstructured":"Li-Yue Huang etal . 2014. ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing. In Symposium on VLSI Circuits Digest of Technical Papers. 1--2. https:\/\/doi.org\/10.1109\/VLSIC.2014.6858404 10.1109\/VLSIC.2014.6858404","DOI":"10.1109\/VLSIC.2014.6858404"},{"key":"#cr-split#-e_1_3_2_2_20_1.2","doi-asserted-by":"crossref","unstructured":"Li-Yue Huang et al . 2014. ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing. In Symposium on VLSI Circuits Digest of Technical Papers. 1--2. https:\/\/doi.org\/10.1109\/VLSIC.2014.6858404","DOI":"10.1109\/VLSIC.2014.6858404"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"crossref","unstructured":"S. Matsunaga et al . 2012. A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. In VLSIC.  S. Matsunaga et al . 2012. A 3.14 um2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture. In VLSIC.","DOI":"10.1109\/VLSIC.2012.6243781"},{"key":"e_1_3_2_2_22_1","unstructured":"Lawrence Page et al. 1999. The PageRank citation ranking: Bringing order to the web. Technical Report. Stanford InfoLab.  Lawrence Page et al. 1999. The PageRank citation ranking: Bringing order to the web. Technical Report. Stanford InfoLab."},{"key":"e_1_3_2_2_23_1","volume-title":"The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=IEEE_754&oldid=976446634. [Online","author":"Wikipedia Wikipedia","year":"2020","unstructured":"Wikipedia contributors. 2020. IEEE 754 - Wikipedia , The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=IEEE_754&oldid=976446634. [Online ; accessed 5- September - 2020 ]. Wikipedia contributors. 2020. IEEE 754 - Wikipedia, The Free Encyclopedia. https:\/\/en.wikipedia.org\/w\/index.php?title=IEEE_754&oldid=976446634. [Online; accessed 5-September-2020]."},{"key":"e_1_3_2_2_24_1","volume-title":"Max-PIM: Fast and Efficient Max\/Min Searching in DRAM. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 211--216","author":"Fan","year":"1807","unstructured":"Fan Zhang et al. 2021 . Max-PIM: Fast and Efficient Max\/Min Searching in DRAM. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 211--216 . https:\/\/doi.org\/10.1109\/DAC 1807 4.2021.9586096 10.1109\/DAC18074.2021.9586096 Fan Zhang et al. 2021. Max-PIM: Fast and Efficient Max\/Min Searching in DRAM. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 211--216. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586096"},{"key":"e_1_3_2_2_25_1","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC). 43--48","author":"Fan","year":"1807","unstructured":"Fan Zhang et al. 2021. PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification . In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 43--48 . https:\/\/doi.org\/10.1109\/DAC 1807 4.2021.9586144 10.1109\/DAC18074.2021.9586144 Fan Zhang et al. 2021. PIM-Quantifier: A Processing-in-Memory Platform for mRNA Quantification. In 2021 58th ACM\/IEEE Design Automation Conference (DAC). 43--48. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586144"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","location":"Irvine CA USA","acronym":"GLSVLSI '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530349","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3526241.3530349","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530349","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530349"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":26,"alternative-id":["10.1145\/3526241.3530349","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530349","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}