{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T14:09:12Z","timestamp":1778076552724,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"JSPS Grant-in-Aid for Scientific Research (B)","award":["21H03411"],"award-info":[{"award-number":["21H03411"]}]},{"name":"NSFC-JSPS Exchange Program","award":["62111540164"],"award-info":[{"award-number":["62111540164"]}]},{"name":"Open Project of the State Key Laboratory of Computing Institute of Chinese Academy of Sciences","award":["CARCHA202101"],"award-info":[{"award-number":["CARCHA202101"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61974001, 61874156, and 62174001"],"award-info":[{"award-number":["61974001, 61874156, and 62174001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530355","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"333-338","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Sextuple Cross-Coupled-DICE Based Double-Node-Upset Recoverable and Low-Delay Flip-Flop for Aerospace Applications"],"prefix":"10.1145","author":[{"given":"Aibin","family":"Yan","sequence":"first","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Chen","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shukai","family":"Song","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zijie","family":"Zhai","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Cui","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[{"name":"Hefei University of Technology, Wuhu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[{"name":"University of Montpellier \/ CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology, Fukuoka, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2019.2907299"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2021.3103586"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2620165"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2966200"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2047954"},{"key":"e_1_3_2_2_6_1","first-page":"19","volume-title":"IEEE Asian Test Symposium","author":"Liang H.","year":"2014","unstructured":"H. Liang , Z. Wang , Z. Huang , Design of a Radiation Hardened Latch for Low-power Circuits ,\" IEEE Asian Test Symposium , pp. 19 -- 24 , 2014 . H. Liang, Z. Wang, Z. Huang, et al, \"Design of a Radiation Hardened Latch for Low-power Circuits,\" IEEE Asian Test Symposium, pp.19--24, 2014."},{"key":"e_1_3_2_2_7_1","first-page":"10","article-title":"Complete Double Node Upset Tolerant Latch Using C-Element","volume":"103","author":"Yuta Y.","year":"2020","unstructured":"Y. Yuta , N. Kazuteru , , \" Complete Double Node Upset Tolerant Latch Using C-Element ,\" IEICE Transactions on Information and Systems , vol. E103 -D, no. 10 , pp. 2125--2132, 2020 . Y. Yuta, N.Kazuteru, et al., \"Complete Double Node Upset Tolerant Latch Using C-Element,\" IEICE Transactions on Information and Systems, vol. E103-D, no.10, pp. 2125--2132, 2020.","journal-title":"IEICE Transactions on Information and Systems"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2020.1823"},{"key":"e_1_3_2_2_9_1","first-page":"1","volume-title":"USA","author":"Eftaxiopoulos N.","year":"2015","unstructured":"N. Eftaxiopoulos , N. Axelos , G. Zervakis , Delta DICE : A Double Node Upset Self-Recoverable Latch,\" IEEE International Midwest Symposium on Circuits and Systems, Fort Collins , USA , pp. 1 -- 4 , 2015 . N. Eftaxiopoulos, N. Axelos, G. Zervakis, et al., \"Delta DICE: A Double Node Upset Self-Recoverable Latch,\" IEEE International Midwest Symposium on Circuits and Systems, Fort Collins, USA, pp. 1--4, 2015."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018328"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2876243"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2281138"},{"key":"e_1_3_2_2_13_1","first-page":"1","volume-title":"A Dual Redundancy Radiation-Hardened Flip-Flop Based on C-Element in 65nm Process,\" 2016 International Symposium on Integrated Circuits","author":"Jaya G. L.","year":"2016","unstructured":"G. L. Jaya , Shoushun Chen and S. Liter , \" A Dual Redundancy Radiation-Hardened Flip-Flop Based on C-Element in 65nm Process,\" 2016 International Symposium on Integrated Circuits , pp. 1 -- 4 , 2016 . G. L. Jaya, Shoushun Chen and S. Liter, \"A Dual Redundancy Radiation-Hardened Flip-Flop Based on C-Element in 65nm Process,\" 2016 International Symposium on Integrated Circuits, pp. 1--4, 2016."},{"key":"e_1_3_2_2_14_1","first-page":"1","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Huang Z.","year":"2014","unstructured":"Z. Huang , \" A High Performance SEU- Tolerant Latch for Nanoscale CMOS Technology ,\" Automation & Test in Europe Conference & Exhibition , pp. 1 -- 5 , 2014 . Z. Huang, \"A High Performance SEU-Tolerant Latch for Nanoscale CMOS Technology,\" Automation & Test in Europe Conference & Exhibition, pp. 1--5, 2014."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2704062"},{"key":"e_1_3_2_2_16_1","first-page":"1","volume-title":"USA","author":"Alghareb F.","year":"2019","unstructured":"F. Alghareb and R. DeMara , \" Design and Evaluation of DNU-Tolerant Registers for Resilient Architectural State Storage,\" ACM Great Lakes Symposium on VLSI, Washington D. C ., USA , pp. 1 -- 4 , 2019 . F. Alghareb and R. DeMara, \"Design and Evaluation of DNU-Tolerant Registers for Resilient Architectural State Storage,\" ACM Great Lakes Symposium on VLSI, Washington D. C., USA, pp. 1--4, 2019."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2169457"},{"key":"e_1_3_2_2_18_1","first-page":"1","volume-title":"2020 IEEE International Symposium on Circuits and Systems","author":"A. Yan","year":"2020","unstructured":"A. Yan et al., \"Dual-Interlocked-Storage- Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications ,\" 2020 IEEE International Symposium on Circuits and Systems , pp. 1 -- 5 , 2020 . A. Yan et al., \"Dual-Interlocked-Storage-Cell-Based Double-Node-Upset Self-Recoverable Flip-Flop Design for Safety-Critical Applications,\" 2020 IEEE International Symposium on Circuits and Systems, pp. 1--5, 2020."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3025584"}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","location":"Irvine CA USA","acronym":"GLSVLSI '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530355","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530355"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":20,"alternative-id":["10.1145\/3526241.3530355","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530355","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}