{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T06:11:16Z","timestamp":1759731076114,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"BMBF2","award":["16ME0127"],"award-info":[{"award-number":["16ME0127"]}]},{"name":"BMBF","award":["01IW19001"],"award-info":[{"award-number":["01IW19001"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530374","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"193-197","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype"],"prefix":"10.1145","author":[{"given":"Pascal","family":"Pieper","sequence":"first","affiliation":[{"name":"DFKI GmbH, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Herdt","sequence":"additional","affiliation":[{"name":"DFKI GmbH & University of Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"DFKI GmbH & University of Bremen, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. RISCV-QEMU. Retrieved 2018-05 from https:\/\/github.com\/riscv\/riscv-qemu  2018. RISCV-QEMU. Retrieved 2018-05 from https:\/\/github.com\/riscv\/riscv-qemu"},{"key":"e_1_3_2_1_2_1","unstructured":"2018. RV8. Retrieved 2018-05 from https:\/\/rv8.io  2018. RV8. Retrieved 2018-05 from https:\/\/rv8.io"},{"key":"e_1_3_2_1_3_1","unstructured":"2020. SiFive FE310-G000 Manual. Retrieved 2020-09--17 from https:\/\/sifive.cdn.prismic.io\/sifive%2F500a69f8-af3a-4fd9--927f-10ca77077532_fe310-g000.pdf  2020. SiFive FE310-G000 Manual. Retrieved 2020-09--17 from https:\/\/sifive.cdn.prismic.io\/sifive%2F500a69f8-af3a-4fd9--927f-10ca77077532_fe310-g000.pdf"},{"key":"e_1_3_2_1_4_1","unstructured":"2021. DBT-RISE. Retrieved 2022-04 from https:\/\/github.com\/Minres\/DBT-RISE-Core  2021. DBT-RISE. Retrieved 2022-04 from https:\/\/github.com\/Minres\/DBT-RISE-Core"},{"key":"e_1_3_2_1_5_1","unstructured":"2021. GEM5. Retrieved 2022-04 from https:\/\/gem5.googlesource.com\/public\/gem5  2021. GEM5. Retrieved 2022-04 from https:\/\/gem5.googlesource.com\/public\/gem5"},{"key":"e_1_3_2_1_6_1","unstructured":"2021. RISC-V Virtual Prototype. Retrieved 2022--04--06from https:\/\/github.com\/agra-uni-bremen\/riscv-vp  2021. RISC-V Virtual Prototype. Retrieved 2022--04--06from https:\/\/github.com\/agra-uni-bremen\/riscv-vp"},{"key":"e_1_3_2_1_7_1","unstructured":"2021. Spike RISC-V ISA Simulator. Retrieved 2022-04 from https:\/\/github.com\/riscv\/riscv-isa-sim  2021. Spike RISC-V ISA Simulator. Retrieved 2022-04 from https:\/\/github.com\/riscv\/riscv-isa-sim"},{"key":"e_1_3_2_1_8_1","unstructured":"2021. Synopsis Virtualizer. Retrieved 2022-04 from https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer.html  2021. Synopsis Virtualizer. Retrieved 2022-04 from https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer.html"},{"key":"e_1_3_2_1_9_1","unstructured":"2022. ETISS (Extendable Translating Instruction Set Simulator). Retrieved 2022-04 from https:\/\/github.com\/tum-ei-eda\/etiss  2022. ETISS (Extendable Translating Instruction Set Simulator). Retrieved 2022-04 from https:\/\/github.com\/tum-ei-eda\/etiss"},{"key":"e_1_3_2_1_10_1","unstructured":"2022. RISC-V-TLM. Retrieved 2022-04 from https:\/\/github.com\/mariusmm\/RISC-V-TLM  2022. RISC-V-TLM. Retrieved 2022-04 from https:\/\/github.com\/mariusmm\/RISC-V-TLM"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Best Practices in Virtual Prototyping","author":"Schutter Tom De","key":"e_1_3_2_1_12_1","unstructured":"Tom De Schutter . 2014. Better Software . Faster! : Best Practices in Virtual Prototyping . Synopsys Press . Tom De Schutter. 2014. Better Software. Faster!: Best Practices in Virtual Prototyping. Synopsys Press."},{"key":"e_1_3_2_1_13_1","first-page":"101756","article-title":"RISC-V based virtual prototype: An extensible and configurable platform for the system-level","volume":"109","author":"Herdt Vladimir","year":"2020","unstructured":"Vladimir Herdt , Daniel Gro\u00dfe , Pascal Pieper , and Rolf Drechsler . 2020 . RISC-V based virtual prototype: An extensible and configurable platform for the system-level . JSA 109 (2020), 101756 . https:\/\/doi.org\/10.1016\/j.sysarc.2020.101756 10.1016\/j.sysarc.2020.101756 Vladimir Herdt, Daniel Gro\u00dfe, Pascal Pieper, and Rolf Drechsler. 2020. RISC-V based virtual prototype: An extensible and configurable platform for the system-level. JSA 109 (2020), 101756. https:\/\/doi.org\/10.1016\/j.sysarc.2020.101756","journal-title":"JSA"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Daniel Mueller-Gritschneder Martin Dittrich Marc Greim Keerthikumara Devarajegowda Wolfgang Ecker and Ulf Schlichtmann. 2017. The Extendable Translating Instruction Set Simulator (ETISS) Interlinked with an MDA Framework for Fast RISC Prototyping. In 2017 RSP. 79--84.  Daniel Mueller-Gritschneder Martin Dittrich Marc Greim Keerthikumara Devarajegowda Wolfgang Ecker and Ulf Schlichtmann. 2017. The Extendable Translating Instruction Set Simulator (ETISS) Interlinked with an MDA Framework for Fast RISC Prototyping. In 2017 RSP. 79--84.","DOI":"10.1145\/3130265.3138858"},{"key":"e_1_3_2_1_15_1","unstructured":"OSCI 2009. OSCI TLM-2.0 Language Reference Manual. OSCI.  OSCI 2009. OSCI TLM-2.0 Language Reference Manual. OSCI."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461524"},{"key":"e_1_3_2_1_17_1","unstructured":"Std. 1666 2011. IEEE Standard SystemC Language Reference Manual. Std. 1666.  Std. 1666 2011. IEEE Standard SystemC Language Reference Manual. Std. 1666."},{"key":"e_1_3_2_1_18_1","unstructured":"Andrew Waterman and Krste Asanovic (Eds.). 2019. The RISC-V Instruction Set Manual; Volume I: Unprivileged ISA.  Andrew Waterman and Krste Asanovic (Eds.). 2019. The RISC-V Instruction Set Manual; Volume I: Unprivileged ISA."}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Irvine CA USA","acronym":"GLSVLSI '22"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530374","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:16Z","timestamp":1750186936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530374"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":18,"alternative-id":["10.1145\/3526241.3530374","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530374","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}