{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:41:39Z","timestamp":1783701699885,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T00:00:00Z","timestamp":1654473600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2030859"],"award-info":[{"award-number":["2030859"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,6]]},"DOI":"10.1145\/3526241.3530834","type":"proceedings-article","created":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T14:37:09Z","timestamp":1654180629000},"page":"513-518","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Survey of Machine Learning for Electronic Design Automation"],"prefix":"10.1145","author":[{"given":"Kevin Immanuel","family":"Gubbi","sequence":"first","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sayed Aresh","family":"Beheshti-Shirazi","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tyler","family":"Sheaves","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soheil","family":"Salehi","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai Manoj","family":"PD","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461754"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062280"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431582"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648842"},{"key":"e_1_3_2_1_5_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1825--1828","author":"Chhabria V. A.","year":"2021","unstructured":"V. A. Chhabria , Y. Zhang , H. Ren , 2021 . MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification. In 2021 Design , Automation Test in Europe Conference Exhibition (DATE). 1825--1828 . V. A. Chhabria, Y. Zhang, H. Ren, et al. 2021. MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification. In 2021 Design, Automation Test in Europe Conference Exhibition (DATE). 1825--1828."},{"key":"e_1_3_2_1_6_1","unstructured":"F. Fahim B. Hawks C. Herwig etal 2021. hls4ml: An open-source codesign workflow to empower scientific low-power machine learning devices. arXiv preprint arXiv:2103.05579 (2021).  F. Fahim B. Hawks C. Herwig et al. 2021. hls4ml: An open-source codesign workflow to empower scientific low-power machine learning devices. arXiv preprint arXiv:2103.05579 (2021)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240823"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"M. Ferianc H. Fan R. S. W. Chu etal 2020. Improving Performance Estimation for FPGA-Based Accelerators for Convolutional Neural Networks. In Applied Reconfigurable Computing. Architectures Tools and Applications Fernando Rinc\u00f3n Jes\u00fas Barba Hayden K. H. So Pedro Diniz and Juli\u00e1n Caba (Eds.). Springer International Publishing Cham 3--13.  M. Ferianc H. Fan R. S. W. Chu et al. 2020. Improving Performance Estimation for FPGA-Based Accelerators for Convolutional Neural Networks. In Applied Reconfigurable Computing. Architectures Tools and Applications Fernando Rinc\u00f3n Jes\u00fas Barba Hayden K. H. So Pedro Diniz and Juli\u00e1n Caba (Eds.). Springer International Publishing Cham 3--13.","DOI":"10.1007\/978-3-030-44534-8_1"},{"key":"e_1_3_2_1_9_1","volume-title":"MAFIA: Machine Learning Acceleration on FPGAs for IoT Applications. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). 347--354","author":"Ghanathe N. P.","year":"2021","unstructured":"N. P. Ghanathe , V. Seshadri , R. Sharma , 2021 . MAFIA: Machine Learning Acceleration on FPGAs for IoT Applications. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). 347--354 . N. P. Ghanathe, V. Seshadri, R. Sharma, et al. 2021. MAFIA: Machine Learning Acceleration on FPGAs for IoT Applications. In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). 347--354."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '20)","author":"Goswami P.","unstructured":"P. Goswami , M. Shahshahani , and D. Bhatia . 2020. MLSBench: A Synthesizable Dataset of HLS Designs to Support ML Based Design Flows . In Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '20) . Association for Computing Machinery, New York, NY, USA, 312. P. Goswami, M. Shahshahani, and D. Bhatia. 2020. MLSBench: A Synthesizable Dataset of HLS Designs to Support ML Based Design Flows. In Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '20). Association for Computing Machinery, New York, NY, USA, 312."},{"key":"e_1_3_2_1_11_1","volume-title":"Deep Learning for Logic Optimization Algorithms. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4.","author":"Haaswijk W.","year":"2018","unstructured":"W. Haaswijk , E. Collins , B. Seguin , 2018 . Deep Learning for Logic Optimization Algorithms. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4. W. Haaswijk, E. Collins, B. Seguin, et al. 2018. Deep Learning for Logic Optimization Algorithms. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3501409.3501576"},{"key":"e_1_3_2_1_13_1","volume-title":"IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8.","author":"Ho C.-T.","unstructured":"C.-T. Ho and A. B. Kahng . 2019 . IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8. C.-T. Ho and A. B. Kahng. 2019. IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop. In 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 1--8."},{"key":"e_1_3_2_1_14_1","volume-title":"DRiLLS: Deep Reinforcement Learning for Logic Synthesis. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 581--586","author":"Hosny A.","year":"2020","unstructured":"A. Hosny , S. Hashemi , M. Shalan , 2020 . DRiLLS: Deep Reinforcement Learning for Logic Synthesis. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 581--586 . A. Hosny, S. Hashemi, M. Shalan, et al. 2020. DRiLLS: Deep Reinforcement Learning for Logic Synthesis. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). 581--586."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"P. Huang C. Ma and Z. Wu. 2021. Fast Dynamic IR-Drop Prediction Using Machine Learning in Bulk FinFET Technologies. Symmetry 13 10 (2021).  P. Huang C. Ma and Z. Wu. 2021. Fast Dynamic IR-Drop Prediction Using Machine Learning in Bulk FinFET Technologies. Symmetry 13 10 (2021).","DOI":"10.3390\/sym13101807"},{"key":"e_1_3_2_1_16_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 180--185","author":"Huang Y.-H.","year":"2019","unstructured":"Y.-H. Huang , Z. Xie , G.-Q. Fang , 2019 . Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model. In 2019 Design , Automation Test in Europe Conference Exhibition (DATE). 180--185 . Y.-H. Huang, Z. Xie, G.-Q. Fang, et al. 2019. Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model. In 2019 Design, Automation Test in Europe Conference Exhibition (DATE). 180--185."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"A. B. Kahng U. Mallappa and L. Saul. 2018. Using machine learning to predict path-based slack from graph-based timing analysis. In ICCD. IEEE 603--612.  A. B. Kahng U. Mallappa and L. Saul. 2018. Using machine learning to predict path-based slack from graph-based timing analysis. In ICCD. IEEE 603--612.","DOI":"10.1109\/ICCD.2018.00096"},{"key":"e_1_3_2_1_18_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 168--173","author":"Kahng A. B.","year":"2019","unstructured":"A. B. Kahng , U. Mallappa , L. Saul , 2019 . \" Unobserved Corner\" Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced Node Design. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 168--173 . A. B. Kahng, U. Mallappa, L. Saul, et al. 2019. \"Unobserved Corner\" Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced Node Design. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 168--173."},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD '18)","author":"Kim R. G.","unstructured":"R. G. Kim , J. R. Doppa , and P. P. Pande . 2018. Machine Learning for Design Space Exploration and Optimization of Manycore Systems . In Proceedings of the International Conference on Computer-Aided Design (ICCAD '18) . Association for Computing Machinery, New York, NY, USA, Article 48, 6 pages. R. G. Kim, J. R. Doppa, and P. P. Pande. 2018. Machine Learning for Design Space Exploration and Optimization of Manycore Systems. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '18). Association for Computing Machinery, New York, NY, USA, Article 48, 6 pages."},{"key":"e_1_3_2_1_20_1","volume-title":"Transfer Learning for Design-Space Exploration with High-Level Synthesis. In 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD). 163--168","author":"Kwon J.","unstructured":"J. Kwon and L. P. Carloni . 2020 . Transfer Learning for Design-Space Exploration with High-Level Synthesis. In 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD). 163--168 . J. Kwon and L. P. Carloni. 2020. Transfer Learning for Design-Space Exploration with High-Level Synthesis. In 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD). 163--168."},{"key":"e_1_3_2_1_21_1","volume-title":"Transient Clock Power Estimation of Pre-CTS Netlist. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4.","author":"Kwon Y.","year":"2018","unstructured":"Y. Kwon , J. Jung , I. Han , 2018 . Transient Clock Power Estimation of Pre-CTS Netlist. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4. Y. Kwon, J. Jung, I. Han, et al. 2018. Transient Clock Power Estimation of Pre-CTS Netlist. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS). 1--4."},{"key":"e_1_3_2_1_22_1","unstructured":"H. Liao W. Zhang X. Dong etal 2019. A Deep Reinforcement Learning Approach for Global Routing. ArXiv abs\/1906.08809 (2019).  H. Liao W. Zhang X. Dong et al. 2019. A Deep Reinforcement Learning Approach for Global Routing. ArXiv abs\/1906.08809 (2019)."},{"key":"e_1_3_2_1_23_1","volume-title":"Automatic IR-Drop ECO Using Machine Learning. In 2020 IEEE International Test Conference in Asia (ITC-Asia). 7--12","author":"Lin H.-Y.","year":"2020","unstructured":"H.-Y. Lin , Y.-C. Fang , S.-T. Liu , 2020 . Automatic IR-Drop ECO Using Machine Learning. In 2020 IEEE International Test Conference in Asia (ITC-Asia). 7--12 . H.-Y. Lin, Y.-C. Fang, S.-T. Liu, et al. 2020. Automatic IR-Drop ECO Using Machine Learning. In 2020 IEEE International Test Conference in Asia (ITC-Asia). 7--12."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368657"},{"key":"e_1_3_2_1_25_1","volume-title":"RTL Delay Prediction Using Neural Networks. In 2021 IEEE Nordic Circuits and Systems Conference (NorCAS). IEEE, 1--7.","author":"Lopera D. S.","year":"2021","unstructured":"D. S. Lopera , L. Servadei , V. P. Kasi , 2021 . RTL Delay Prediction Using Neural Networks. In 2021 IEEE Nordic Circuits and Systems Conference (NorCAS). IEEE, 1--7. D. S. Lopera, L. Servadei, V. P. Kasi, et al. 2021. RTL Delay Prediction Using Neural Networks. In 2021 IEEE Nordic Circuits and Systems Conference (NorCAS). IEEE, 1--7."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942063"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00069"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"A. Mirhoseini A. Goldie M. Yazgan etal 2021. A graph placement methodology for fast chip design. Nature 594 7862 (2021) 207--212.  A. Mirhoseini A. Goldie M. Yazgan et al. 2021. A graph placement methodology for fast chip design. Nature 594 7862 (2021) 207--212.","DOI":"10.1038\/s41586-021-03544-w"},{"key":"e_1_3_2_1_29_1","unstructured":"A. Mirhoseini A. Goldie M. Yazgan etal 2020. Chip Placement with Deep Reinforcement Learning. ArXiv abs\/2004.10746 (2020).  A. Mirhoseini A. Goldie M. Yazgan et al. 2020. Chip Placement with Deep Reinforcement Learning. ArXiv abs\/2004.10746 (2020)."},{"key":"e_1_3_2_1_30_1","volume-title":"2020 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS). 312--315","author":"Nagaria S.","unstructured":"S. Nagaria and S. Deb . 2020. Designing of an Optimization Technique for the Prediction of CTS Outcomes using Neural Network . In 2020 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS). 312--315 . S. Nagaria and S. Deb. 2020. Designing of an Optimization Technique for the Prediction of CTS Outcomes using Neural Network. In 2020 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS). 312--315."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942145"},{"key":"e_1_3_2_1_32_1","first-page":"723","article-title":"Modeling multiple-input switching in timing analysis using machine learning","volume":"40","author":"Ram O. S.","year":"2020","unstructured":"O. S. Ram and S. Saurabh . 2020 . Modeling multiple-input switching in timing analysis using machine learning . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 , 4 (2020), 723 -- 734 . O. S. Ram and S. Saurabh. 2020. Modeling multiple-input switching in timing analysis using machine learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 4 (2020), 723--734.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_33_1","volume-title":"Deep Learning Autoencoder-based Compression for Current Source Model Waveforms. In 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). IEEE, 1--6.","author":"Raslan W.","unstructured":"W. Raslan and Y. Ismail . [n. d.] . Deep Learning Autoencoder-based Compression for Current Source Model Waveforms. In 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). IEEE, 1--6. W. Raslan and Y. Ismail. [n. d.]. Deep Learning Autoencoder-based Compression for Current Source Model Waveforms. In 2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). IEEE, 1--6."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019088"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"S. Saurabh H. Shah and S. Singh. 2018. Timing closure problem: Review of challenges at advanced process nodes and solutions. IETE Technical Review (2018).  S. Saurabh H. Shah and S. Singh. 2018. Timing closure problem: Review of challenges at advanced process nodes and solutions. IETE Technical Review (2018).","DOI":"10.1080\/02564602.2018.1531733"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2020.113309"},{"key":"e_1_3_2_1_37_1","volume-title":"Learning Based Timing Closure on Relative Timed Design. In IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip. Springer, 133--148","author":"Sharma T.","unstructured":"T. Sharma , S. Kolluru , and K. S. Stevens . 2020 . Learning Based Timing Closure on Relative Timed Design. In IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip. Springer, 133--148 . T. Sharma, S. Kolluru, and K. S. Stevens. 2020. Learning Based Timing Closure on Relative Timed Design. In IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip. Springer, 133--148."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712517"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/252493.252616"},{"key":"e_1_3_2_1_40_1","volume-title":"2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). IEEE, 40--47","author":"Wheeldon A.","unstructured":"A. Wheeldon , A. Yakovlev , and R. Shafik . 2021. Self-timed Reinforcement Learning using Tsetlin Machine . In 2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). IEEE, 40--47 . A. Wheeldon, A. Yakovlev, and R. Shafik. 2021. Self-timed Reinforcement Learning using Tsetlin Machine. In 2021 27th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). IEEE, 40--47."},{"key":"e_1_3_2_1_41_1","volume-title":"LARGEST CHIP EVER HOLDS 1.2 TRILLION TRANSISTORS. Retrieved","author":"Illiams A.","year":"2022","unstructured":"A. W Illiams . 2019. LARGEST CHIP EVER HOLDS 1.2 TRILLION TRANSISTORS. Retrieved April 5, 2022 from https:\/\/hackaday.com\/2019\/08\/21\/largest-chip-everholds-1--2-trillion-transistors\/ A. WIlliams. 2019. LARGEST CHIP EVER HOLDS 1.2 TRILLION TRANSISTORS. Retrieved April 5, 2022 from https:\/\/hackaday.com\/2019\/08\/21\/largest-chip-everholds-1--2-trillion-transistors\/"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the 2021 on Great Lakes Symposium on VLSI","author":"Wu N.","year":"2021","unstructured":"N. Wu , Y. Xie , and C. Hao . 2021. IRONMAN: GNN-assisted Design Space Exploration in High-Level Synthesis via Reinforcement Learning . Proceedings of the 2021 on Great Lakes Symposium on VLSI ( 2021 ). N. Wu, Y. Xie, and C. Hao. 2021. IRONMAN: GNN-assisted Design Space Exploration in High-Level Synthesis via Reinforcement Learning. Proceedings of the 2021 on Great Lakes Symposium on VLSI (2021)."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415763"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045574"},{"key":"e_1_3_2_1_45_1","unstructured":"J. Yan X. Lyu R. Cheng etal 2022. Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview. ArXiv abs\/2202.13564 (2022).  J. Yan X. Lyu R. Cheng et al. 2022. Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview. ArXiv abs\/2202.13564 (2022)."},{"key":"e_1_3_2_1_46_1","volume-title":"Pre-Routing Path Delay Estimation Based on Transformer and Residual Framework. In 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC). 184--189","author":"Yang T.","unstructured":"T. Yang , G. He , and P. Cao . 2022 . Pre-Routing Path Delay Estimation Based on Transformer and Residual Framework. In 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC). 184--189 . T. Yang, G. He, and P. Cao. 2022. Pre-Routing Path Delay Estimation Based on Transformer and Residual Framework. In 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC). 184--189."},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the 55th Annual Design Automation Conference (DAC '18)","author":"Yu C.","unstructured":"C. Yu , H. Xiao , and G. De Micheli . 2018. Developing Synthesis Flows without Human Knowledge . In Proceedings of the 55th Annual Design Automation Conference (DAC '18) . Association for Computing Machinery, New York, NY, USA, Article 50, 6 pages. C. Yu, H. Xiao, and G. De Micheli. 2018. Developing Synthesis Flows without Human Knowledge. In Proceedings of the 55th Annual Design Automation Conference (DAC '18). Association for Computing Machinery, New York, NY, USA, Article 50, 6 pages."}],"event":{"name":"GLSVLSI '22: Great Lakes Symposium on VLSI 2022","location":"Irvine CA USA","acronym":"GLSVLSI '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2022"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530834","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3526241.3530834","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530834","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3526241.3530834","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:17Z","timestamp":1750186937000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3526241.3530834"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,6]]},"references-count":47,"alternative-id":["10.1145\/3526241.3530834","10.1145\/3526241"],"URL":"https:\/\/doi.org\/10.1145\/3526241.3530834","relation":{},"subject":[],"published":{"date-parts":[[2022,6,6]]},"assertion":[{"value":"2022-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}