{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:37Z","timestamp":1750220197310,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Marie Curie Individual Fellowship (MSCA-IF), EU","award":["898296"],"award-info":[{"award-number":["898296"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,5,17]]},"DOI":"10.1145\/3528416.3530223","type":"proceedings-article","created":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T02:16:59Z","timestamp":1651717019000},"page":"21-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["STIFF"],"prefix":"10.1145","author":[{"given":"Shounak","family":"Chakraborty","sequence":"first","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassos","family":"Soteriou","sequence":"additional","affiliation":[{"name":"Cyprus University of Technology, Limassol, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magnus","family":"Sj\u00e4lander","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Trondheim, Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"W. Ahn S.H. Shin C. Jiang H. Jiang M.A. Wahab and M.A. Alam. 2018. Integrated modeling of Self-heating of confined geometry (FinFET NWFET and NSHFET) transistors and its implications for the reliability of sub-20nm modern integrated circuits. Microelectronics Reliability (Elsevier) (2018).","DOI":"10.1016\/j.microrel.2017.12.034"},{"key":"e_1_3_2_1_2_1","volume-title":"NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture. In HPCA.","author":"Alian Mohammad","year":"2017","unstructured":"Mohammad Alian, Ahmed H. M. O. Abulila, Lokesh Jindal, Daehoon Kim, and Nam Sung Kim. 2017. NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture. In HPCA."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Hussam Amrouch Victor M. van Santen Om Prakash Hammam Kattan Sami Salamin Simon Thomann and J\u00f6rg Henkel. 2019. Reliability Challenges with Self-Heating and Aging in FinFET Technology. In IOLTS.","DOI":"10.1109\/IOLTS.2019.8854405"},{"key":"e_1_3_2_1_4_1","volume-title":"J. Murthy, and K. Roy.","author":"Bansal A.","year":"2006","unstructured":"A. Bansal, M. Meterelliyoz, S. Singh, Jung Hwan Choi, J. Murthy, and K. Roy. 2006. Compact thermal models for estimation of temperature-dependent power\/performance in FinFET technology. In ASPDAC."},{"key":"e_1_3_2_1_5_1","volume-title":"Jaswinder Pal Singh, and Kai Li","author":"Bienia Christian","year":"2008","unstructured":"Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In PACT."},{"key":"e_1_3_2_1_6_1","volume-title":"Wood","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The gem5 Simulator. ACM SIGARCH CAN (2011)."},{"key":"e_1_3_2_1_7_1","volume-title":"Hill","author":"Burton Edward A.","year":"2014","unstructured":"Edward A. Burton, Gerhard Schrom, Fabrice Paillet, Jonathan Douglas, William J. Lambert, Kaladhar Radhakrishnan, and Michael J. Hill. 2014. FIVR --- Fully integrated voltage regulators on 4th generation Intel\u00ae Core\u2122 SoCs. In APEC."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"E. Cai and D. Marculescu. 2015. TEI-Turbo: temperature effect inversion-aware turbo boost for FinFET-based multi-core systems. In ICCAD.","DOI":"10.1109\/ICCAD.2015.7372611"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"E. Cai and D. Marculescu. 2017. Temperature Effect Inversion-Aware Power-Performance Optimization for FinFET-Based Multicore Systems. IEEE TCAD (2017).","DOI":"10.1109\/TCAD.2017.2666721"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Ermao Cai Dimitrios Stamoulis and Diana Marculescu. 2016. Exploring aging deceleration in FinFET-based multi-core systems. In ICCAD.","DOI":"10.1145\/2966986.2967039"},{"key":"e_1_3_2_1_11_1","volume-title":"Exploring the role of large centralised caches in thermal efficient chip design. ACM TODAES","author":"Chakraborty S.","year":"2019","unstructured":"S. Chakraborty and H. K Kapoor. 2019. Exploring the role of large centralised caches in thermal efficient chip design. ACM TODAES (2019)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3471908"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"G. Contreras and M. Martonosi. 2005. Power Prediction for Intel XScale\u00ae Processors Using Performance Monitoring Unit Events. In ISLPED.","DOI":"10.1145\/1077603.1077657"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"J. Donald and M. Martonosi. 2006. Techniques for Multicore Thermal Management: Classification and New Exploration. In ISCA.","DOI":"10.1145\/1150019.1136493"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2938140"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"S. Eyerman and L. Eeckhout. 2011. Fine-Grained DVFS Using on-Chip Regulators. ACM TACO (2011).","DOI":"10.1145\/1952998.1952999"},{"key":"e_1_3_2_1_17_1","volume-title":"S. Martin, D. Blaauw, and T. Mudge.","author":"Flautner K.","year":"2002","unstructured":"K. Flautner, Nam Sung Kim, S. Martin, D. Blaauw, and T. Mudge. 2002. Drowsy caches: simple techniques for reducing leakage power. In ISCA."},{"key":"e_1_3_2_1_18_1","unstructured":"Bhavishya Goel Sally A. McKee Roberto Gioiosa Karan Singh Major Bhadauria and Marco Cesati. 2010. Portable scalable per-core power estimation for intelligent resource management. In ICGC."},{"key":"e_1_3_2_1_19_1","unstructured":"Bhavishya Goel Sally A. McKee and Magnus Sj\u00e4lander. 2012. Chapter two - Techniques to Measure Model and Manage Power."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Guler and N. K. Jha. 2020. McPAT-Monolithic: An Area\/Power\/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. IEEE TVLSI (2020).","DOI":"10.1109\/TVLSI.2020.3002723"},{"key":"e_1_3_2_1_21_1","volume-title":"Sub-50 nm P-channel FinFET","author":"Huang Xuejue","year":"2001","unstructured":"Xuejue Huang, Wen-Chin Lee, C. Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Yang-Kyu Choi, K. Asano, V. Subramanian, Tsu-Jae King, J. Bokor, and Chenming Hu. 2001. Sub-50 nm P-channel FinFET. IEEE T-ED (2001)."},{"key":"e_1_3_2_1_22_1","volume-title":"Abdul Rehman Buzdar, and Fujiang Lin","author":"Khan Muhammad Imran","year":"2014","unstructured":"Muhammad Imran Khan, Abdul Rehman Buzdar, and Fujiang Lin. 2014. Self-heating and reliability issues in FinFET and 3D ICs. In ICSICT."},{"key":"e_1_3_2_1_23_1","volume-title":"Karpuzcu","author":"Khatamifard S. Karen","year":"2017","unstructured":"S. Karen Khatamifard, Longfei Wang, Weize Yu, Sel\u00e7uk K\u00f6se, and Ulya R. Karpuzcu. 2017. ThermoGater: Thermally-aware on-chip voltage regulation. In ISCA."},{"key":"e_1_3_2_1_24_1","volume-title":"Kwang-Ho Baek, Byung-Kil Choi, Kyoung-Rok Han, Ki-Heung Park, and Jong-Ho Lee.","author":"Kim Sang-Yun","year":"2007","unstructured":"Sang-Yun Kim, Young Min Kim, Kwang-Ho Baek, Byung-Kil Choi, Kyoung-Rok Han, Ki-Heung Park, and Jong-Ho Lee. 2007. Temperature Dependence of Substrate and Drain-Currents in Bulk FinFETs. IEEE T-ED (2007)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Wonyoung Kim Meeta S. Gupta Gu-Yeon Wei and David Brooks. 2008. System level analysis of fast per-core DVFS using on-chip switching regulators. In HPCA.","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"e_1_3_2_1_26_1","volume-title":"Sung Woo Chung, and Kevin Skadron","author":"Kong Joonho","year":"2012","unstructured":"Joonho Kong, Sung Woo Chung, and Kevin Skadron. 2012. Recent Thermal Management Techniques for Microprocessors. ACM Comput. Surv. (2012)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"C. Lee and N. K. Jha. 2011. CACTI-FinFET: An integrated delay and power modeling framework for FinFET-based caches under process variations. In DAC.","DOI":"10.1145\/2024724.2024918"},{"key":"e_1_3_2_1_28_1","unstructured":"Woojoo Lee Yanzhi Wang Tiansong Cui Shahin Nazarian and Massoud Pedram. 2014. Dynamic thermal management for FinFET-based circuits exploiting the temperature effect inversion phenomenon. In ISLPED."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Y.-H. Lee J H. Lee Y.F. Wang R. Hsieh Y.S. Tsai and K. Huang. 2016. Consideration of BTI variability and product level reliability to expedite advanced FinFET process development. In IEDM.","DOI":"10.1109\/IEDM.2016.7838421"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3012833"},{"key":"e_1_3_2_1_32_1","volume-title":"Hot-Spot Thermal Sensor Design in FinFETs. In 2019 IEEE International Electron Devices Meeting (IEDM). 5.2.1--5.2.4.","author":"Liu S. L.","year":"2019","unstructured":"S. L. Liu, J. J. Horng, Amit kundu, B. S. Lien, C. H. Lee, Y. H. Chen, Chester Kuo, Y. C. Peng, and Mark Chen. 2019. Hot-Spot Thermal Sensor Design in FinFETs. In 2019 IEEE International Electron Devices Meeting (IEDM). 5.2.1--5.2.4."},{"key":"e_1_3_2_1_33_1","unstructured":"K A A Makinwa. 2018. Temperature Sensor Performance Survey. http:\/\/ei.ewi.tudelft.nl\/docs\/TSensor_survey.xls"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"S. Mei N. Raghavan M. Bosman D. Linten G. Groeseneken N. Horiguchi and K. L. Pey. 2016. New understanding of dielectric breakdown in advanced FinFET devices --- physical electrical statistical and multiphysics study. In IEDM.","DOI":"10.1109\/IEDM.2016.7838424"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2780800"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Alireza Shafaei Yanzhi Wang Xue Lin and Massoud Pedram. 2014. FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-Scaled FinFET Devices. In ISVLSI.","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"e_1_3_2_1_37_1","volume-title":"Power-Efficient Computer Architectures: Recent Advances. Morgan & Claypool","author":"Sj\u00e4lander Magnus","year":"2014","unstructured":"Magnus Sj\u00e4lander, Margaret Martonosi, and Stefanos Kaxiras. 2014. Power-Efficient Computer Architectures: Recent Advances. Morgan & Claypool (2014)."},{"key":"e_1_3_2_1_38_1","volume-title":"Kyu-Myung Choi, Hyosig Won, and Jaehong Park.","author":"Song Taejoong","year":"2015","unstructured":"Taejoong Song, Woojin Rim, Jonghoon Jung, Giyong Yang, Jaeho Park, Sunghyun Park, Yongho Kim, Kang-Hyun Baek, Sanghoon Baek, Sang-Kyu Oh, Jinsuk Jung, Sungbong Kim, Gyuhong Kim, Jintae Kim, Youngkeun Lee, Sang-Pil Sim, Jong Shik Yoon, Kyu-Myung Choi, Hyosig Won, and Jaehong Park. 2015. A 14nm FinFET 128 Mb SRAM With V min Enhancement Techniques for Low-Power Applications. IEEE Journal of Solid-State Circuits (2015)."},{"key":"e_1_3_2_1_39_1","volume-title":"Jha","author":"Tang Aoxiang","year":"2015","unstructured":"Aoxiang Tang, Yang Yang, Chun-Yi Lee, and Niraj K. Jha. 2015. McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations. IEEE TVLSI (2015)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"V. Tiwari S. Malik A. Wolfe and M.T.-C. Lee. 1996. Instruction level power analysis and optimization of software. In VLSID.","DOI":"10.1007\/978-1-4613-1453-0_9"},{"key":"e_1_3_2_1_41_1","volume-title":"Shiv Govind Singh, and Kaushik Nayak","author":"Venkateswarlu Sankatali","year":"2018","unstructured":"Sankatali Venkateswarlu, Akhil Sudarsanan, Shiv Govind Singh, and Kaushik Nayak. 2018. Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si n-FinFET Performance. IEEE T-ED (2018)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"W. Zang and A. Gordon-Ross. 2013. A Survey on Cache Tuning from a Power\/Energy Perspective. ACM Comput. Surv. (2013).","DOI":"10.1145\/2480741.2480749"},{"key":"e_1_3_2_1_43_1","volume-title":"Tech. Report CS-2015-04.","author":"Zhang R.","year":"2015","unstructured":"R. Zhang, Mircea R. Stan, and K. Skadron. 2015. HotSpot 6.0: Validation, Acceleration and Extension.. In University of Virginia, Tech. Report CS-2015-04."}],"event":{"name":"CF '22: 19th ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Turin Italy","acronym":"CF '22"},"container-title":["Proceedings of the 19th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3528416.3530223","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3528416.3530223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:42Z","timestamp":1750186962000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3528416.3530223"}},"subtitle":["thermally\n            <u>s<\/u>\n            afe\n            <u>t<\/u>\n            emperature effect\n            <u>i<\/u>\n            nversion aware\n            <u>F<\/u>\n            in\n            <u>F<\/u>\n            ET based multi-core"],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":43,"alternative-id":["10.1145\/3528416.3530223","10.1145\/3528416"],"URL":"https:\/\/doi.org\/10.1145\/3528416.3530223","relation":{},"subject":[],"published":{"date-parts":[[2022,5,17]]},"assertion":[{"value":"2022-05-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}