{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:51:42Z","timestamp":1767837102465,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,5,17]],"date-time":"2022-05-17T00:00:00Z","timestamp":1652745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["SRC2922.001"],"award-info":[{"award-number":["SRC2922.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,5,17]]},"DOI":"10.1145\/3528416.3530224","type":"proceedings-article","created":{"date-parts":[[2022,5,5]],"date-time":"2022-05-05T02:16:59Z","timestamp":1651717019000},"page":"12-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Micro BTB"],"prefix":"10.1145","author":[{"given":"Vishal","family":"Gupta","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"given":"Biswabandan","family":"Panda","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, India"}]}],"member":"320","published-online":{"date-parts":[[2022,5,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089011"},{"key":"e_1_3_2_1_2_1","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"Seznec A.","year":"2006","unstructured":"A. Seznec and P. Michaud, \"A case for (partially) tagged geometric history length branch prediction,\" J. Instr. Level Parallelism, vol. 8, 2006.","journal-title":"J. Instr. Level Parallelism"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"e_1_3_2_1_4_1","first-page":"65","volume-title":"Divide and conquer frontend bottleneck,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Ansari A.","year":"2020","unstructured":"A. Ansari, P. Lotfi-Kamran, and H. Sarbazi-Azad, \"Divide and conquer frontend bottleneck,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 65--78, 2020."},{"key":"e_1_3_2_1_5_1","volume-title":"The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC,\" IEEE International Symposium on Microarchitecture","year":"2020","unstructured":"Pellegrini et al., \"The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC,\" IEEE International Symposium on Microarchitecture 2020."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE International Symposium on Microarchitecture","author":"Processor AMD","year":"2020","unstructured":"Suggs et al., \"The AMD \"Zen 2\" Processor,\" IEEE International Symposium on Microarchitecture 2020."},{"key":"e_1_3_2_1_7_1","volume-title":"Evolution of the samsung exynos cpu microarchitecture,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Grayson B.","unstructured":"B. Grayson, J. Rupley, G. Z. Zuraski, E. Quinnell, D. A. Jim\u00e9nez, T. Nakra, P. Kitchin, R. Hensley, E. Brekelbaum, V. Sinha, and A. Ghiya, \"Evolution of the samsung exynos cpu microarchitecture,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_8_1","first-page":"27","volume-title":"The IBM z15 high frequency mainframe branch predictor industrial product,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Adiga N.","year":"2020","unstructured":"N. Adiga, J. Bonanno, A. Collura, M. Heizmann, B. R. Prasky, and A. Saporito, \"The IBM z15 high frequency mainframe branch predictor industrial product,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 27--39, 2020."},{"key":"e_1_3_2_1_9_1","unstructured":"Brooks \"What's the future of technology scaling? \" 2018."},{"key":"e_1_3_2_1_10_1","first-page":"104","volume-title":"ISCA '96","author":"Seznec A.","unstructured":"A. Seznec, \"Don't use the page number, but a pointer to it,\" in Proceedings of the 23rd Annual International Symposium on Computer Architecture, ISCA '96, (New York, NY, USA), p. 104--113, Association for Computing Machinery, 1996."},{"key":"e_1_3_2_1_11_1","volume-title":"Fetch-directed instruction prefetching revisited","year":"2020","unstructured":"Asheim et al., \"Fetch-directed instruction prefetching revisited,\" 2020."},{"key":"e_1_3_2_1_12_1","first-page":"169","volume-title":"ISCA '93","author":"Seznec A.","unstructured":"A. Seznec, \"A case for two-way skewed-associative caches,\" in Proceedings of the 20th Annual International Symposium on Computer Architecture, ISCA '93, (New York, NY, USA), p. 169--178, Association for Computing Machinery, 1993."},{"key":"e_1_3_2_1_13_1","unstructured":"Intel Sunny Cove. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/sunny_cove."},{"key":"e_1_3_2_1_14_1","volume-title":"Shift: Shared history instruction fetch for lean-core server processors,\" in 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kaynak C.","unstructured":"C. Kaynak, B. Grot, and B. Falsafi, \"Shift: Shared history instruction fetch for lean-core server processors,\" in 2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508281"},{"key":"e_1_3_2_1_16_1","first-page":"166","volume-title":"Confluence: Unified instruction supply for scale-out servers,\" in 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kaynak C.","year":"2015","unstructured":"C. Kaynak, B. Grot, and B. Falsafi, \"Confluence: Unified instruction supply for scale-out servers,\" in 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 166--177, 2015."},{"key":"e_1_3_2_1_17_1","first-page":"16","volume-title":"MICRO 32, (USA)","author":"Reinman G.","year":"1999","unstructured":"G. Reinman, B. Calder, and T. Austin, \"Fetch directed instruction prefetching,\" in Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture, MICRO 32, (USA), p. 16--27, IEEE Computer Society, 1999."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel 5-level Paging and 5-level EPT. https:\/\/software.intel.com\/sites\/default\/files\/managed\/2b\/80\/5-levelpagingwhitepaper.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"Championship Value Prediction. https:\/\/www.microarch.org\/cvp1\/."},{"key":"e_1_3_2_1_20_1","unstructured":"ChampSim. https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_2_1_21_1","first-page":"172","volume-title":"Re-establishing fetch-directed instruction prefetching: An industry perspective,\" in 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Ishii Y.","year":"2021","unstructured":"Y. Ishii, J. Lee, K. Nathella, and D. Sunwoo, \"Re-establishing fetch-directed instruction prefetching: An industry perspective,\" in 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 172--182, 2021."},{"key":"e_1_3_2_1_22_1","first-page":"99","volume-title":"A cost-effective entangling prefetcher for instructions,\" in 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)","author":"Ros A.","year":"2021","unstructured":"A. Ros and A. Jimborean, \"A cost-effective entangling prefetcher for instructions,\" in 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA), pp. 99--111, 2021."},{"key":"e_1_3_2_1_23_1","unstructured":"Seznec \"The fnl+mml instruction cache prefetcher \" in First Instruction Prefetching Championship @ International Symposium on Computer Architecture (ISCA) 2020."},{"key":"e_1_3_2_1_24_1","first-page":"265","volume-title":"ISCA '95","author":"Bodin F.","unstructured":"F. Bodin and A. Seznec, \"Skewed associativity enhances performance predictability,\" in Proceedings of the 22nd Annual International Symposium on Computer Architecture, ISCA '95, (New York, NY, USA), p. 265--274, Association for Computing Machinery, 1995."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.589219"},{"key":"e_1_3_2_1_26_1","first-page":"243","volume-title":"36th Annual IEEE\/ACM International Symposium on Microarchitecture,2003","author":"Jimenez D.","year":"2003","unstructured":"D. Jimenez, \"Fast path-based neural branch prediction,\" in Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture,2003. MICRO-36., pp. 243--252, 2003."},{"key":"e_1_3_2_1_27_1","volume-title":"rep","author":"Mcfarling S.","year":"1993","unstructured":"S. Mcfarling, \"Combining branch predictors,\" tech. rep., 1993."},{"key":"e_1_3_2_1_28_1","first-page":"118","volume-title":"Bouquet of instruction pointers: Instruction pointer classifier-based spatial hardware prefetching,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)","author":"Pakalapati S.","year":"2020","unstructured":"S. Pakalapati and B. Panda, \"Bouquet of instruction pointers: Instruction pointer classifier-based spatial hardware prefetching,\" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 118--131, 2020."},{"key":"e_1_3_2_1_29_1","first-page":"60","volume-title":"ISCA '10","author":"Jaleel A.","unstructured":"A. Jaleel, K. B. Theobald, S. C. Steely, and J. Emer, \"High performance cache replacement using re-reference interval prediction (rrip),\" in Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA '10, (New York, NY, USA), p. 60--71, Association for Computing Machinery, 2010."},{"key":"e_1_3_2_1_30_1","unstructured":"Broadwell Micro-architecture. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/broadwell."},{"key":"e_1_3_2_1_31_1","unstructured":"First Instruction Prefetching Championship https:\/\/research.ece.ncsu.edu\/ipc\/."},{"key":"e_1_3_2_1_32_1","unstructured":"Pcacti tool Online. Available: https:\/\/sportlab.usc.edu\/downloads\/."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel Sunny Cove micro-architecture. https:\/\/www.anandtech.com\/show\/14514\/examining-intels-ice-lake-microarchitecture-and-sunny-cove\/3."}],"event":{"name":"CF '22: 19th ACM International Conference on Computing Frontiers","location":"Turin Italy","acronym":"CF '22","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 19th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3528416.3530224","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3528416.3530224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:42Z","timestamp":1750186962000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3528416.3530224"}},"subtitle":["a high performance and storage efficient last-level branch target buffer for servers"],"short-title":[],"issued":{"date-parts":[[2022,5,17]]},"references-count":33,"alternative-id":["10.1145\/3528416.3530224","10.1145\/3528416"],"URL":"https:\/\/doi.org\/10.1145\/3528416.3530224","relation":{},"subject":[],"published":{"date-parts":[[2022,5,17]]},"assertion":[{"value":"2022-05-17","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}