{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T15:58:51Z","timestamp":1776182331687,"version":"3.50.1"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2022,7,31]],"date-time":"2022-07-31T00:00:00Z","timestamp":1659225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2022,7,31]]},"abstract":"<jats:p>\n            A\n            <jats:bold>Network-on-Chip (NoC)<\/jats:bold>\n            is an essential component of a\n            <jats:bold>chip multiprocessor (CMP)<\/jats:bold>\n            which however contributes to a large fraction of system energy. The unpredictability of traffic across a NoC frequently involves an expensive over-sizing of NoC resources which in turn leads to a significant contribution to the CMP power consumption. There exists a body of work addressing this issue, however so far solutions fall short when aiming for power reduction whilst maintaining high NoC performance. This paper proposes to combine router architecture optimizations with smart resource management to overcome this limitation. Based on a fully segmented architecture, we present an online adaptive router adjusting its active routing resources to meet the current traffic demand. This enhanced power-gating strategy significantly decreases both static and dynamic power consumption of the NoC, up to 70% for synthetic traffic patterns and up to 58% for real traffic workloads, while preserving NoC latency and throughput. Thanks to these adaptive power-saving mechanisms the proposed segmented NoC router provides near energy-proportional operation across the range of used benchmarks.\n          <\/jats:p>","DOI":"10.1145\/3529106","type":"journal-article","created":{"date-parts":[[2022,4,12]],"date-time":"2022-04-12T11:00:08Z","timestamp":1649761208000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Segmented Adaptive Router for Near Energy-Proportional Networks-on-Chip"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8679-5910","authenticated-orcid":false,"given":"Maxime","family":"France-Pillois","sequence":"first","affiliation":[{"name":"LIRMM, Univ Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8679-5910","authenticated-orcid":false,"given":"Abdoulaye","family":"Gamati\u00e9","sequence":"additional","affiliation":[{"name":"LIRMM, Univ Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6396-286X","authenticated-orcid":false,"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[{"name":"LIRMM, Univ Montpellier, CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"[n. d.]. NetworkX\u2013NetworkX Documentation. https:\/\/networkx.org\/."},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/2512433"},{"key":"e_1_3_1_5_2","unstructured":"Multicore Architectures Sheng Li Jung Ho Ahn Jay Brockman and Norman Jouppi. 2009. McPAT 1.0: An integrated power area and timing modeling framework for multicore architecture. (01 2009)."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853236"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404157"},{"key":"e_1_3_1_9_2","volume-title":"Benchmarking Modern Multiprocessors","author":"Bienia Christian","year":"2011","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation. Princeton University."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00011"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.5555\/995703"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.6"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.081"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130223"},{"key":"e_1_3_1_20_2","volume-title":"Exploration of Multicore Systems Based on Silicon Integrated Communication Networks","author":"Effiong Charles Emmanuel","year":"2017","unstructured":"Charles Emmanuel Effiong. 2017. Exploration of Multicore Systems Based on Silicon Integrated Communication Networks. Phd Thesis. Universit\u00e9 Montpellier. https:\/\/tel.archives-ouvertes.fr\/tel-01944111."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218635"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352362"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875476"},{"key":"e_1_3_1_25_2","volume-title":"The 4th Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI)","author":"Gratz Paul V.","year":"2010","unstructured":"Paul V. Gratz and Stephen W. Keckler. 2010. Realistic workload characterization and analysis for networks-on-chip design. In The 4th Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI)."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95859"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558397"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786595"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.10"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"e_1_3_1_37_2","first-page":"318","volume-title":"IFIP VLSI-SoC 2003, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Darmstadt, Germany, 1\u20133 December 2003","author":"Moraes Fernando Gehm","year":"2003","unstructured":"Fernando Gehm Moraes, Aline Mello, Leandro M\u00f6ller, Luciano Ost, and Ney Laert Vilar Calazans. 2003. A low area overhead packet-switched network on chip: Architecture and prototyping. In IFIP VLSI-SoC 2003, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Darmstadt, Germany, 1\u20133 December 2003, Manfred Glesner, Ricardo Augusto da Luz Reis, Hans Eveking, Vincent John Mooney III, Leandro Soares Indrusiak, and Peter Zipf (Eds.). Technische Universit\u00e4t Darmstadt, Insitute of Microelectronic Systems, 318\u2013323."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352364"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3068615"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.SIMUTOOLS2008.3027"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446074"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446073"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824936"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.01.016"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3529106","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3529106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:25Z","timestamp":1750182685000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3529106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,31]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,7,31]]}},"alternative-id":["10.1145\/3529106"],"URL":"https:\/\/doi.org\/10.1145\/3529106","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,31]]},"assertion":[{"value":"2021-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-08-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}