{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T03:57:44Z","timestamp":1791259064779,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T00:00:00Z","timestamp":1652140800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100009478","name":"Royal Society","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009478","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,5,10]]},"DOI":"10.1145\/3529538.3530007","type":"proceedings-article","created":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T15:41:19Z","timestamp":1651506079000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Acceleration of Structured-Mesh-Based Explicit and Implicit Numerical Solvers using SYCL"],"prefix":"10.1145","author":[{"given":"Kamalavasan","family":"Kamalakkannan","sequence":"first","affiliation":[{"name":"University of Warwick, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gihan R.","family":"Mudalige","sequence":"additional","affiliation":[{"name":"University of Warwick, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Istvan Z.","family":"Reguly","sequence":"additional","affiliation":[{"name":"P\u00e1zm\u00e1ny P\u00e9ter Catholic University, Hungary"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[{"name":"King Abdullah University of Science and Technology, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2020. NVIDIA V100 Data Sheet. https:\/\/github.com\/OP-DSL\/tridsolver.  2020. NVIDIA V100 Data Sheet. https:\/\/github.com\/OP-DSL\/tridsolver."},{"key":"e_1_3_2_1_2_1","unstructured":"2020. Tridsolver Library. https:\/\/github.com\/OP-DSL\/tridsolver.  2020. Tridsolver Library. https:\/\/github.com\/OP-DSL\/tridsolver."},{"key":"e_1_3_2_1_3_1","unstructured":"2020. Vitis Quantitative Finance Library V.2020.2. https:\/\/xilinx.github.io\/Vitis_Libraries\/quantitative_finance\/2020.2\/.  2020. Vitis Quantitative Finance Library V.2020.2. https:\/\/xilinx.github.io\/Vitis_Libraries\/quantitative_finance\/2020.2\/."},{"key":"e_1_3_2_1_4_1","unstructured":"2022. High-Level FPGA accelerator design for structured-mesh-based explicit numerical solvers - GitHub Code Repository. https:\/\/github.com\/Kamalavasan\/StencilsOnFPGA.  2022. High-Level FPGA accelerator design for structured-mesh-based explicit numerical solvers - GitHub Code Repository. https:\/\/github.com\/Kamalavasan\/StencilsOnFPGA."},{"key":"e_1_3_2_1_5_1","unstructured":"2022. High Throughput Multidimensional Tridiagonal System Solvers on FPGAs - GitHub Code Repository. https:\/\/github.com\/Kamalavasan\/Tridsolver-FPGA.  2022. High Throughput Multidimensional Tridiagonal System Solvers on FPGAs - GitHub Code Repository. https:\/\/github.com\/Kamalavasan\/Tridsolver-FPGA."},{"key":"e_1_3_2_1_6_1","unstructured":"2022. Intel\u00ae FPGA Programmable Acceleration Card D5005. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/platforms\/pac\/d5005.html.  2022. Intel\u00ae FPGA Programmable Acceleration Card D5005. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/platforms\/pac\/d5005.html."},{"key":"e_1_3_2_1_7_1","unstructured":"2022. Pipe Array - GitHub Code Repository. https:\/\/github.com\/oneapi-src\/oneAPI-samples\/tree\/master\/DirectProgramming\/DPC%2B%2BFPGA\/Tutorials\/DesignPatterns\/pipe_array.  2022. Pipe Array - GitHub Code Repository. https:\/\/github.com\/oneapi-src\/oneAPI-samples\/tree\/master\/DirectProgramming\/DPC%2B%2BFPGA\/Tutorials\/DesignPatterns\/pipe_array."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1562764.1562783"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Tobias Becker Oskar Mencer Stephen Weston and Georgi Gaydadjiev. 2015. Maxeler data-flow in computational finance. In FPGA Based Accelerators for Financial Applications. 243\u2013266.  Tobias Becker Oskar Mencer Stephen Weston and Georgi Gaydadjiev. 2015. Maxeler data-flow in computational finance. In FPGA Based Accelerators for Financial Applications. 243\u2013266.","DOI":"10.1007\/978-3-319-15407-7_11"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Chi Y.","unstructured":"Y. Chi , J. Cong , P. Wei , and P. Zhou . 2018. SODA: Stencil with optimized dataflow architecture . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). Y. Chi, J. Cong, P. Wei, and P. Zhou. 2018. SODA: Stencil with optimized dataflow architecture. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3039409"},{"key":"e_1_3_2_1_12_1","volume-title":"StencilFlow: Mapping Large Stencil Programs to Distributed Spatial Computing Systems","author":"de Fine\u00a0Licht Johannes","year":"2021","unstructured":"Johannes de Fine\u00a0Licht , Andreas Kuster , Tiziano De\u00a0Matteis , Tal Ben-Nun , Dominic Hofer , and Torsten Hoefler . 2021. StencilFlow: Mapping Large Stencil Programs to Distributed Spatial Computing Systems . IEEE Press , 315\u2013326. https:\/\/doi.org\/10.1109\/CGO51591. 2021 .9370315 10.1109\/CGO51591.2021.9370315 Johannes de Fine\u00a0Licht, Andreas Kuster, Tiziano De\u00a0Matteis, Tal Ben-Nun, Dominic Hofer, and Torsten Hoefler. 2021. StencilFlow: Mapping Large Stencil Programs to Distributed Spatial Computing Systems. IEEE Press, 315\u2013326. https:\/\/doi.org\/10.1109\/CGO51591.2021.9370315"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Johannes de Fine\u00a0Licht Andreas Kuster Tiziano\u00a0De Matteis Tal Ben-Nun Dominic Hofer and Torsten Hoefler. 2020. StencilFlow: mapping large stencil programs to distributed spatial computing systems. https:\/\/arxiv.org\/abs\/2010.15218 CoRR arXiv:2010.15218.  Johannes de Fine\u00a0Licht Andreas Kuster Tiziano\u00a0De Matteis Tal Ben-Nun Dominic Hofer and Torsten Hoefler. 2020. StencilFlow: mapping large stencil programs to distributed spatial computing systems. https:\/\/arxiv.org\/abs\/2010.15218 CoRR arXiv:2010.15218.","DOI":"10.1109\/CGO51591.2021.9370315"},{"key":"e_1_3_2_1_14_1","volume-title":"A General Formulation of Alternating Direction Methods. Num\u00e8rische math\u00e8matik 6, 1","author":"Douglas Jim","year":"1964","unstructured":"Jim Douglas and James\u00a0 E Gunn . 1964. A General Formulation of Alternating Direction Methods. Num\u00e8rische math\u00e8matik 6, 1 ( 1964 ), 428\u2013453. Jim Douglas and James\u00a0E Gunn. 1964. A General Formulation of Alternating Direction Methods. Num\u00e8rische math\u00e8matik 6, 1 (1964), 428\u2013453."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950429"},{"key":"e_1_3_2_1_16_1","volume-title":"Cyclic Reduction\u2014History and Applications. Scientific computing (Hong Kong","author":"Gander Walter","year":"1997","unstructured":"Walter Gander and Gene\u00a0 H Golub . 1997. Cyclic Reduction\u2014History and Applications. Scientific computing (Hong Kong , 1997 ) 7385 (1997). Walter Gander and Gene\u00a0H Golub. 1997. Cyclic Reduction\u2014History and Applications. Scientific computing (Hong Kong, 1997) 7385 (1997)."},{"key":"e_1_3_2_1_17_1","unstructured":"Mike Hutton. 2022. Understanding How the New Intel\u00ae HyperFlex\u2122 FPGA Architecture Enables Next-Generation High-Performance Systems. (2022). https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01231-understanding-how-hyperflex-architecture-enables-high-performance-systems.pdf\/.  Mike Hutton. 2022. Understanding How the New Intel\u00ae HyperFlex\u2122 FPGA Architecture Enables Next-Generation High-Performance Systems. (2022). https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01231-understanding-how-hyperflex-architecture-enables-high-performance-systems.pdf\/."},{"key":"e_1_3_2_1_18_1","volume-title":"2016 IEEE 34th International Conference on Computer Design (ICCD). 249\u2013256","author":"Jia Q.","unstructured":"Q. Jia and H. Zhou . 2016. Tuning stencil codes in OpenCL for FPGAs . In 2016 IEEE 34th International Conference on Computer Design (ICCD). 249\u2013256 . Q. Jia and H. Zhou. 2016. Tuning stencil codes in OpenCL for FPGAs. In 2016 IEEE 34th International Conference on Computer Design (ICCD). 249\u2013256."},{"key":"e_1_3_2_1_19_1","volume-title":"High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers. In 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1087\u20131096","author":"Kamalakkannan Kamalavasan","year":"2021","unstructured":"Kamalavasan Kamalakkannan , Gihan\u00a0 R. Mudalige , Istv\u00e1n\u00a0 Z. Reguly , and Suhaib\u00a0 A. Fahmy . 2021 . High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers. In 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1087\u20131096 . https:\/\/doi.org\/10.1109\/IPDPS49936.2021.00117 10.1109\/IPDPS49936.2021.00117 Kamalavasan Kamalakkannan, Gihan\u00a0R. Mudalige, Istv\u00e1n\u00a0Z. Reguly, and Suhaib\u00a0A. Fahmy. 2021. High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers. In 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1087\u20131096. https:\/\/doi.org\/10.1109\/IPDPS49936.2021.00117"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Kamalavasan Kamalakkannan Istvan\u00a0Z Reguly Suhaib\u00a0A Fahmy and Gihan\u00a0R Mudalige. 2022. High Throughput Multidimensional Tridiagonal Systems Solvers on FPGAs. arXiv preprint arXiv:2201.03950(2022).  Kamalavasan Kamalakkannan Istvan\u00a0Z Reguly Suhaib\u00a0A Fahmy and Gihan\u00a0R Mudalige. 2022. High Throughput Multidimensional Tridiagonal Systems Solvers on FPGAs. arXiv preprint arXiv:2201.03950(2022).","DOI":"10.1145\/3524059.3532371"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293910"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830568"},{"key":"e_1_3_2_1_23_1","volume-title":"Analysis of Parallel Processor Architectures for the Solution of the Black-Scholes PDE. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS). 1977\u20131980","author":"L\u00e1szl\u00f3 Endre","year":"2015","unstructured":"Endre L\u00e1szl\u00f3 , Zolt\u00e1n Nagy , Michael\u00a0 B. Giles , Istv\u00e1n Reguly , Jeremy Appleyard , and Peter Szolgay . 2015 . Analysis of Parallel Processor Architectures for the Solution of the Black-Scholes PDE. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS). 1977\u20131980 . https:\/\/doi.org\/10.1109\/ISCAS.2015.7169062 10.1109\/ISCAS.2015.7169062 Endre L\u00e1szl\u00f3, Zolt\u00e1n Nagy, Michael\u00a0B. Giles, Istv\u00e1n Reguly, Jeremy Appleyard, and Peter Szolgay. 2015. Analysis of Parallel Processor Architectures for the Solution of the Black-Scholes PDE. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS). 1977\u20131980. https:\/\/doi.org\/10.1109\/ISCAS.2015.7169062"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/3679839"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.21914\/anziamj.v56i0.9371"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of Innovative Parallel Computing (InPar)","author":"Mudalige R.","year":"2012","unstructured":"Gihan\u00a0 R. Mudalige , Mike\u00a0 B. Giles , Istvan\u00a0 Z. Reguly , Carlo Bertolli , and Paul H . \u00a0J. Kelly. 2012. OP2: An active library framework for solving unstructured mesh-based applications on multi-core and many-core architectures . Proceedings of Innovative Parallel Computing (InPar) ( 2012 ). Gihan\u00a0R. Mudalige, Mike\u00a0B. Giles, Istvan\u00a0Z. Reguly, Carlo Bertolli, and Paul H.\u00a0J. Kelly. 2012. OP2: An active library framework for solving unstructured mesh-based applications on multi-core and many-core architectures. Proceedings of Innovative Parallel Computing (InPar) (2012)."},{"key":"#cr-split#-e_1_3_2_1_27_1.1","doi-asserted-by":"crossref","unstructured":"Tan Nguyen Samuel Williams Marco Siracusa Colin MacLean Douglas Doerfler and Nicholas\u00a0J. Wright. 2020. The Performance and Energy Efficiency Potential of FPGAs in Scientific Computing. In 2020 IEEE\/ACM Performance Modeling Benchmarking and Simulation of High Performance Computer Systems (PMBS). 8-19. https:\/\/doi.org\/10.1109\/PMBS51919.2020.00007 10.1109\/PMBS51919.2020.00007","DOI":"10.1109\/PMBS51919.2020.00007"},{"key":"#cr-split#-e_1_3_2_1_27_1.2","doi-asserted-by":"crossref","unstructured":"Tan Nguyen Samuel Williams Marco Siracusa Colin MacLean Douglas Doerfler and Nicholas\u00a0J. Wright. 2020. The Performance and Energy Efficiency Potential of FPGAs in Scientific Computing. In 2020 IEEE\/ACM Performance Modeling Benchmarking and Simulation of High Performance Computer Systems (PMBS). 8-19. https:\/\/doi.org\/10.1109\/PMBS51919.2020.00007","DOI":"10.1109\/PMBS51919.2020.00007"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1137\/0103003"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2005.07.005"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing (WOLFHPC). Article 6, 10\u00a0pages.","author":"Rawat Prashant","unstructured":"Prashant Rawat , Martin Kong , Tom Henretty , Justin Holewinski , Kevin Stock , Louis-No\u00ebl Pouchet , J. Ramanujam , Atanas Rountev , and P. Sadayappan . 2015. SDSLc: A multi-target domain-specific compiler for stencil computations . In Proceedings of the International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing (WOLFHPC). Article 6, 10\u00a0pages. Prashant Rawat, Martin Kong, Tom Henretty, Justin Holewinski, Kevin Stock, Louis-No\u00ebl Pouchet, J. Ramanujam, Atanas Rountev, and P. Sadayappan. 2015. SDSLc: A multi-target domain-specific compiler for stencil computations. In Proceedings of the International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing (WOLFHPC). Article 6, 10\u00a0pages."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2778161"},{"key":"e_1_3_2_1_32_1","volume-title":"Unified Shared Memory","author":"Reinders James","unstructured":"James Reinders , Ben Ashbaugh , James Brodman , Michael Kinsner , John Pennycook , and Xinmin Tian . 2021. Unified Shared Memory . Apress , Berkeley, CA , 149\u2013171. https:\/\/doi.org\/10.1007\/978-1-4842-5574-2_6 10.1007\/978-1-4842-5574-2_6 James Reinders, Ben Ashbaugh, James Brodman, Michael Kinsner, John Pennycook, and Xinmin Tian. 2021. Unified Shared Memory. Apress, Berkeley, CA, 149\u2013171. https:\/\/doi.org\/10.1007\/978-1-4842-5574-2_6"},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 234\u2013241","author":"Sano K.","unstructured":"K. Sano , Y. Hatsuda , and S. Yamamoto . 2011. Scalable streaming-array of simple soft-processors for stencil computations with constant memory-bandwidth . In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 234\u2013241 . K. Sano, Y. Hatsuda, and S. Yamamoto. 2011. Scalable streaming-array of simple soft-processors for stencil computations with constant memory-bandwidth. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines. 234\u2013241."},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the IEEE International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops. 180\u2013187","author":"Schmidt M.","unstructured":"M. Schmidt , M. Reichenbach , and D. Fey . 2012. A generic VHDL template for 2D stencil code applications on FPGAs . In Proceedings of the IEEE International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops. 180\u2013187 . M. Schmidt, M. Reichenbach, and D. Fey. 2012. A generic VHDL template for 2D stencil code applications on FPGAs. In Proceedings of the IEEE International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops. 180\u2013187."},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT). 38\u201345","author":"Shafiq M.","unstructured":"M. Shafiq , M. Peric\u00e0s , R. de la Cruz, M. Araya-Polo, N. Navarro, and E. Ayguad\u00e9. 2009. Exploiting memory customization in FPGA for 3D stencil computations . In Proceedings of the International Conference on Field-Programmable Technology (FPT). 38\u201345 . M. Shafiq, M. Peric\u00e0s, R. de la Cruz, M. Araya-Polo, N. Navarro, and E. Ayguad\u00e9. 2009. Exploiting memory customization in FPGA for 3D stencil computations. In Proceedings of the International Conference on Field-Programmable Technology (FPT). 38\u201345."},{"key":"e_1_3_2_1_36_1","volume-title":"NY","author":"Thomas Llewellyn","year":"1949","unstructured":"Llewellyn Thomas . 1949. Elliptic Problems in Linear Differential Equations Over a Network: Watson Scientific Computing Laboratory. Columbia Univ ., NY ( 1949 ). Llewellyn Thomas. 1949. Elliptic Problems in Linear Differential Equations Over a Network: Watson Scientific Computing Laboratory. Columbia Univ., NY (1949)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2910824"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2614981"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2014.05.009"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 123\u2013130","author":"Zohouri R.","unstructured":"H.\u00a0 R. Zohouri , A. Podobas , and S. Matsuoka . 2018. High-performance high-order stencil computation on FPGAs using OpenCL . In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 123\u2013130 . H.\u00a0R. Zohouri, A. Podobas, and S. Matsuoka. 2018. High-performance high-order stencil computation on FPGAs using OpenCL. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 123\u2013130."}],"event":{"name":"IWOCL'22: International Workshop on OpenCL","location":"Bristol, United Kingdom United Kingdom","acronym":"IWOCL'22"},"container-title":["International Workshop on OpenCL"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3529538.3530007","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3529538.3530007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:13Z","timestamp":1750183753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3529538.3530007"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,10]]},"references-count":42,"alternative-id":["10.1145\/3529538.3530007","10.1145\/3529538"],"URL":"https:\/\/doi.org\/10.1145\/3529538.3530007","relation":{},"subject":[],"published":{"date-parts":[[2022,5,10]]},"assertion":[{"value":"2022-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}