{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:06:46Z","timestamp":1781885206801,"version":"3.54.5"},"reference-count":92,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2022,10,13]],"date-time":"2022-10-13T00:00:00Z","timestamp":1665619200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["CCF-1453853"],"award-info":[{"award-number":["CCF-1453853"]}]},{"name":"HFRI and GSRT through the ORION","award":["585"],"award-info":[{"award-number":["585"]}]},{"name":"CAM-UP","award":["230"],"award-info":[{"award-number":["230"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,10,31]]},"abstract":"<jats:p>Conventional electronic memory hierarchies are intrinsically limited in their ability to overcome the memory wall due to scaling constraints. Optical caches and interconnects can mitigate these constraints, and enable processors to reach performance and energy efficiency unattainable by purely electronic means. However, the promised benefits cannot be realized through a simple replacement process; to reach its full potential, the architecture needs to be holistically redesigned. This article proposes Pho$, an opto-electronic memory hierarchy architecture for multicores. Pho$ replaces conventional core-private electronic caches with a large shared optical L1 built with optical SRAMs. The shared optical cache is supported by Pho$Net, a novel hybrid MWSR\/R-SWMR optical NoC that provides low-latency and high-bandwidth communication between the electronic cores and the shared optical L1 at low optical loss. Pho$Net\u2019s unique network arbitration protocol seamlessly co-arbitrates the request and reply sub-networks and facilitates cache requests and replies that optimize for the common case of cache hits. Through Pho$ we solve the problems that render previous designs impractical. Our results show that Pho$ achieves on average 1.41\u00d7 performance speedup (3.89\u00d7 max) and 31% lower energy-delay product (90% max) against conventional designs. Moreover, the Pho$Net optical NoC for core-cache communication consumes 70% less power compared to directly applying previously proposed optical NoC architectures.<\/jats:p>","DOI":"10.1145\/3531012","type":"journal-article","created":{"date-parts":[[2022,4,20]],"date-time":"2022-04-20T11:59:53Z","timestamp":1650455993000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Practical Shared Optical Cache With Hybrid MWSR\/R-SWMR NoC for Multicore Processors"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6877-8930","authenticated-orcid":false,"given":"Haiyang","family":"Han","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6722-201X","authenticated-orcid":false,"given":"Theoni","family":"Alexoudi","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9494-3840","authenticated-orcid":false,"given":"Chris","family":"Vagionas","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2931-4540","authenticated-orcid":false,"given":"Nikos","family":"Pleros","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki, Thessaloniki, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1137-8100","authenticated-orcid":false,"given":"Nikos","family":"Hardavellas","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,10,13]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2016.2593636"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41377-020-0325-9"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2286529"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0028-z"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.60"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989085"},{"key":"e_1_3_2_8_2","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors . Ph.D. Dissertation. Princeton University. https:\/\/parsec.cs.princeton.edu\/publications\/bienia11benchmarking.pdf."},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1364\/PRJ.2.000A25"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2020.2971394"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2006.10.001"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1364\/AO.35.002449"},{"key":"e_1_3_2_18_2","volume-title":"International Technology Roadmap For Semiconductors 2.0 2015 Edition","author":"Committee International Roadmap","year":"2015","unstructured":"International Roadmap Committee. 2015. International Technology Roadmap For Semiconductors 2.0 2015 Edition. Technical Report. European and Japan and Korean and Taiwan and United States Semiconductor Industry Associations. https:\/\/www.semiconductors.org\/wp-content\/uploads\/2018\/06\/0_2015-ITRS-2.0-Executive-Report-1.pdf."},{"key":"e_1_3_2_19_2","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3(3A, 3B, 3C & 3D): System Programming Guide","author":"Corporation Intel","year":"2020","unstructured":"Intel Corporation. 2020. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3(3A, 3B, 3C & 3D): System Programming Guide. Intel Corporation. https:\/\/software.intel.com\/content\/dam\/develop\/public\/us\/en\/documents\/325384-sdm-vol-3abcd.pdf."},{"key":"e_1_3_2_20_2","unstructured":"Johan De Gelas and Ian Cutress. 2017. Sizing Up Servers: Intel\u2019s Skylake-SP Xeon versus AMD\u2019s EPYC 7000 - The Server CPU Battle of the Decade? (2017). https:\/\/www.anandtech.com\/show\/11544\/intel-skylake-ep-vs-amd-epyc-7000-cpu-battle-of-the-decade\/13."},{"key":"e_1_3_2_21_2","volume-title":"PowerEdge R710 Technical Guide","author":"Dell Inc.","year":"2012","unstructured":"Dell Inc. 2012. PowerEdge R710 Technical Guide. Dell Inc. https:\/\/i.dell.com\/sites\/doccontent\/business\/solutions\/engineering-docs\/en\/Documents\/server-poweredge-r710-tech-guidebook.pdf. Ver. 4.0."},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627620"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786597"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/3018110"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446075"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597664"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2012.2217938"},{"key":"e_1_3_2_28_2","unstructured":"Agner Fog. 2016. The microarchitecture of Intel AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers 2016. (2016). https:\/\/www.agner.org\/optimize\/microarchitecture.pdf."},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357564"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1117\/12.58506"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816012"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751906"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.25"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008765"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED52811.2021.9502487"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114195"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457221"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815977"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2014.93"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2320510"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2009.268"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/LEOS.2006.279158"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2013.2290741"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.osn.2016.05.001"},{"key":"e_1_3_2_52_2","unstructured":"Atar Mittal. 2020. What is a PCB Transmission Line? (2020). https:\/\/www.protoexpress.com\/blog\/pcb-transmission-line\/."},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.03.006"},{"key":"e_1_3_2_54_2","unstructured":"NASA. 2021. Skylake Processors. (2021). https:\/\/www.nas.nasa.gov\/hecc\/support\/kb\/skylake-processors_550.html."},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.2200\/S00537ED1V01Y201309CAC027"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058779"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.011877"},{"key":"e_1_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2012.2"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155633"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555808"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898790"},{"key":"e_1_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2005.1441439"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2008.2008444"},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1117\/12.2042732"},{"key":"e_1_3_2_66_2","unstructured":"Timothy Prickett Morgan. 2017. Drilling Down into the Xeon Skylake Architecture. (2017). https:\/\/www.nextplatform.com\/2017\/08\/04\/drilling-xeon-skylake-architecture\/."},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2860994"},{"key":"e_1_3_2_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/JQE.2010.2052590"},{"key":"e_1_3_2_69_2","volume-title":"Cache Power Budgeting for Performance","author":"Sen Rathijit","year":"2013","unstructured":"Rathijit Sen and David A. Wood. 2013. Cache Power Budgeting for Performance. Technical Report TR1791. Univ. of Wisconsin-Madison, Computer Science Dept.http:\/\/digital.library.wisc.edu\/1793\/65385."},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"e_1_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1364\/OE.19.017758"},{"key":"e_1_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310311"},{"key":"e_1_3_2_73_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"e_1_3_2_74_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature16454"},{"key":"e_1_3_2_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"e_1_3_2_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2018.2839672"},{"key":"e_1_3_2_78_2","doi-asserted-by":"publisher","DOI":"10.1364\/CLEO_AT.2012.JW4A.2"},{"key":"e_1_3_2_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/JQE.2014.2330068"},{"key":"e_1_3_2_80_2","doi-asserted-by":"publisher","DOI":"10.1364\/NFOEC.2013.JW2A.56"},{"key":"e_1_3_2_81_2","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2015.2505500"},{"key":"e_1_3_2_82_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669152"},{"key":"e_1_3_2_83_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"e_1_3_2_85_2","unstructured":"WikiChip. 2020. Skylake (client) - Microarchitectures - Intel. (2020). https:\/\/en.wikichip.org\/wiki\/intel\/microarchitect-ures\/skylake_(client)."},{"key":"e_1_3_2_86_2","unstructured":"WikiChip. 2020. Skylake (server) - Microarchitectures - Intel. (2020). https:\/\/en.wikichip.org\/wiki\/intel\/microarchitect-ures\/skylake_(server)."},{"key":"e_1_3_2_87_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_89_2","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_90_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.07.009"},{"key":"e_1_3_2_91_2","doi-asserted-by":"publisher","DOI":"10.1038\/micronano.2016.30"},{"key":"e_1_3_2_92_2","doi-asserted-by":"publisher","DOI":"10.1364\/OL.38.003608"},{"key":"e_1_3_2_93_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2020.2975656"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531012","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531012","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:26Z","timestamp":1750186826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531012"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,13]]},"references-count":92,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,10,31]]}},"alternative-id":["10.1145\/3531012"],"URL":"https:\/\/doi.org\/10.1145\/3531012","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10,13]]},"assertion":[{"value":"2021-12-04","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-04-10","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-10-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}