{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:01Z","timestamp":1750220161894,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,3,25]],"date-time":"2022-03-25T00:00:00Z","timestamp":1648166400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,3,25]]},"DOI":"10.1145\/3531028.3531043","type":"proceedings-article","created":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T16:21:50Z","timestamp":1657297310000},"page":"92-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of 0.6v 0.01mm2 Sub Sampling PLL Based On Dynamic Double Loops"],"prefix":"10.1145","author":[{"given":"Chao","family":"Zhao","sequence":"first","affiliation":[{"name":"Nanjing Meichen Microelectronics, Nanjing Meichen Microelectronics, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Nanjing Research Institute of Electronic Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xusheng","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Engineering, Southeast University, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,7,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876464"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2915021"},{"key":"e_1_3_2_1_6_1","volume-title":"Electronics and Mechatronics Conference (IEMTRONICS). IEEE","author":"Adesina N O","year":"2021","unstructured":"Adesina N O , Srivastava A , Khan A U , An Ultra-Low Power MOS2 Tunnel Field Effect Transistor PLL Design for Io T Applications [C] 2021 IEEE International IOT , Electronics and Mechatronics Conference (IEMTRONICS). IEEE , 2021: 1-6. Adesina N O, Srivastava A, Khan A U, An Ultra-Low Power MOS2 Tunnel Field Effect Transistor PLL Design for IoT Applications[C] 2021 IEEE International IOT, Electronics and Mechatronics Conference (IEMTRONICS). IEEE, 2021: 1-6."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3041010"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797280"},{"key":"e_1_3_2_1_9_1","first-page":"184","volume-title":"Symp. VLSI Circuits Dig. Tech. Papers","author":"Tsai R.-B.","year":"2018","unstructured":"T.-H. Tsai , R.-B. Sheen , C.-H. Chang , and R. B. Staszewski , \u201c A 0.2 GHz to 4 GHz hybrid PLL (ADPLL\/charge-pump-PLL) in 7 nm FinFET CMOS featuring 0.619 PS integrated jitter and 0.6 US settling time at 2.3 mW ,\u201d in Symp. VLSI Circuits Dig. Tech. Papers , Jun. 2018 , pp. 183\u2013 184 . T.-H. Tsai, R.-B. Sheen, C.-H. Chang, and R. B. Staszewski, \u201cA 0.2 GHz to 4 GHz hybrid PLL (ADPLL\/charge-pump-PLL) in 7 nm FinFET CMOS featuring 0.619 PS integrated jitter and 0.6 US settling time at 2.3 mW,\u201d in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2018, pp. 183\u2013184."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2843337"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"e_1_3_2_1_12_1","volume-title":"Solid-state Circuits Conference Digest of Technical Papers. IEEE","author":"Szortyka V","year":"2014","unstructured":"Szortyka V , Shi Q , Raczkowski K , 21.4 A 42mW 230fs-jitter sub-sampling 60G Hz PLL in 40nm CMOS[C]\/\/ Solid-state Circuits Conference Digest of Technical Papers. IEEE , 2014 . Szortyka V , Shi Q , Raczkowski K , 21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS[C]\/\/ Solid-state Circuits Conference Digest of Technical Papers. IEEE, 2014."},{"key":"e_1_3_2_1_13_1","first-page":"1","article-title":"ultra-low-power digitally-assisted analog ring PLL with less than 200ns lock time in 22nm FinFET CMOS technology[C]\/\/2020 IEEE Custom Integrated Circuits Conference (CICC)","volume":"2020","author":"Xiang B","unstructured":"Xiang B , Fan Y , Ayers J , A 0.5 V-to-0.9 V 0.2 G Hz -to-5GHz ultra-low-power digitally-assisted analog ring PLL with less than 200ns lock time in 22nm FinFET CMOS technology[C]\/\/2020 IEEE Custom Integrated Circuits Conference (CICC) . IEEE , 2020 : 1 - 4 . Xiang B, Fan Y, Ayers J, A 0.5 V-to-0.9 V 0.2 GHz-to-5GHz ultra-low-power digitally-assisted analog ring PLL with less than 200ns lock time in 22nm FinFET CMOS technology[C]\/\/2020 IEEE Custom Integrated Circuits Conference (CICC). IEEE, 2020: 1-4.","journal-title":"IEEE"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662526"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310214"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2312800"}],"event":{"name":"ICECC 2022: The 2022 5th International Conference on Electronics, Communications and Control Engineering","acronym":"ICECC 2022","location":"Higashi-ku Japan"},"container-title":["The 2022 5th International Conference on Electronics, Communications and Control Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531028.3531043","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531028.3531043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:26Z","timestamp":1750186826000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531028.3531043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,25]]},"references-count":17,"alternative-id":["10.1145\/3531028.3531043","10.1145\/3531028"],"URL":"https:\/\/doi.org\/10.1145\/3531028.3531043","relation":{},"subject":[],"published":{"date-parts":[[2022,3,25]]},"assertion":[{"value":"2022-07-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}