{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T03:55:47Z","timestamp":1775620547402,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539699","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Sealer: In-SRAM AES for High-Performance and Low-Overhead Memory Encryption"],"prefix":"10.1145","author":[{"given":"Jingyao","family":"Zhang","sequence":"first","affiliation":[{"name":"University of California, Riverside, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoda","family":"Naghibijouybari","sequence":"additional","affiliation":[{"name":"Binghamton University, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elaheh","family":"Sadredini","sequence":"additional","affiliation":[{"name":"University of California, Riverside, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Shaizeen Aga 2017. Compute Caches. In HPCA.  Shaizeen Aga 2017. Compute Caches. In HPCA."},{"key":"e_1_3_2_1_2_1","unstructured":"Shaizeen Aga and Satish Narayanasamy. 2017. InvisiMem: Smart Memory Defenses for Memory Bus Side Channel. In ISCA.  Shaizeen Aga and Satish Narayanasamy. 2017. InvisiMem: Smart Memory Defenses for Memory Bus Side Channel. In ISCA."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Shaahin Angizi 2018. PIMA-Logic: A Novel Processing-in-Memory Architecture for Highly Flexible and Energy-Efficient Logic Computation. In DAC.  Shaahin Angizi 2018. PIMA-Logic: A Novel Processing-in-Memory Architecture for Highly Flexible and Energy-Efficient Logic Computation. In DAC.","DOI":"10.1109\/DAC.2018.8465706"},{"key":"e_1_3_2_1_4_1","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. Cryptology ePrint Archive(2016).  Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. Cryptology ePrint Archive(2016)."},{"key":"e_1_3_2_1_5_1","volume-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","author":"Xiangyu Dong","year":"2012","unstructured":"Xiangyu Dong 2012. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2012 ). Xiangyu Dong 2012. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2012)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Charles Eckert 2018. Neural Cache: Bit-Serial in-Cache Acceleration of Deep Neural Networks. In ISCA.  Charles Eckert 2018. Neural Cache: Bit-Serial in-Cache Acceleration of Deep Neural Networks. In ISCA.","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Daichi Fujiki 2019. Duality Cache for Data Parallel Acceleration. In ISCA.  Daichi Fujiki 2019. Duality Cache for Data Parallel Acceleration. In ISCA.","DOI":"10.1145\/3307650.3322257"},{"key":"e_1_3_2_1_8_1","unstructured":"Shay Gueron. 2016. A memory encryption engine suitable for general purpose processors. Cryptology ePrint Archive(2016).  Shay Gueron. 2016. A memory encryption engine suitable for general purpose processors. Cryptology ePrint Archive(2016)."},{"key":"e_1_3_2_1_9_1","volume-title":"Lest we remember: cold-boot attacks on encryption keys. Commun. ACM","author":"J\u00a0Alex","year":"2009","unstructured":"J\u00a0Alex Halderman 2009. Lest we remember: cold-boot attacks on encryption keys. Commun. ACM ( 2009 ). J\u00a0Alex Halderman 2009. Lest we remember: cold-boot attacks on encryption keys. Commun. ACM (2009)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Panu Hamalainen 2006. Design and implementation of low-area and low-power AES encryption hardware core. In EUROMICRO DSD.  Panu Hamalainen 2006. Design and implementation of low-area and low-power AES encryption hardware core. In EUROMICRO DSD.","DOI":"10.1109\/DSD.2006.40"},{"key":"e_1_3_2_1_11_1","volume-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","author":"Supreet Jeloka","year":"2016","unstructured":"Supreet Jeloka 2016. A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory . IEEE Journal of Solid-State Circuits( 2016 ). Supreet Jeloka 2016. A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory. IEEE Journal of Solid-State Circuits(2016)."},{"key":"e_1_3_2_1_12_1","volume-title":"AMD memory encryption. White paper","author":"David Kaplan","year":"2016","unstructured":"David Kaplan 2016. AMD memory encryption. White paper ( 2016 ). David Kaplan 2016. AMD memory encryption. White paper (2016)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Oded Lempel. 2011. 2nd Generation Intel\u00ae Core Processor Family: Intel\u00ae Core I7 I5 and I3. In HotChips.  Oded Lempel. 2011. 2nd Generation Intel\u00ae Core Processor Family: Intel\u00ae Core I7 I5 and I3. In HotChips.","DOI":"10.1109\/HOTCHIPS.2011.7477509"},{"key":"e_1_3_2_1_14_1","volume-title":"Symposium on VLSI Circuits.","author":"Mathew Sanu","year":"2010","unstructured":"Sanu Mathew 2010 . 53Gbps native GF (24)2 composite-field AES-encrypt\/ decrypt accelerator for content-protection in 45nm high-performance microprocessors . In Symposium on VLSI Circuits. Sanu Mathew 2010. 53Gbps native GF (24)2 composite-field AES-encrypt\/ decrypt accelerator for content-protection in 45nm high-performance microprocessors. In Symposium on VLSI Circuits."},{"key":"e_1_3_2_1_15_1","first-page":"v","volume":"201","unstructured":"Sanu Mathew 201 5. 340 m v \u2013 1 .1 v, 289 gbps\/w, 2090-gate nanoaes hardware accelerator with area-optimized encrypt\/decrypt GF (24)2 polynomials in 22 nm tri-gate cmos. IEEE Journal of Solid-State Circuits(2015). Sanu Mathew 2015. 340 mv\u20131.1 v, 289 gbps\/w, 2090-gate nanoaes hardware accelerator with area-optimized encrypt\/decrypt GF (24)2 polynomials in 22 nm tri-gate cmos. IEEE Journal of Solid-State Circuits(2015).","journal-title":"Sanu Mathew"},{"key":"e_1_3_2_1_16_1","unstructured":"Anirban Nag 2019. GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment. In MICRO.  Anirban Nag 2019. GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment. In MICRO."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Matt Poremba 2015. DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In DATE.  Matt Poremba 2015. DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. In DATE.","DOI":"10.7873\/DATE.2015.0733"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Elaheh Sadredini 2020. Impala: Algorithm\/architecture co-design for in-memory multi-stride pattern matching. In HPCA.  Elaheh Sadredini 2020. Impala: Algorithm\/architecture co-design for in-memory multi-stride pattern matching. In HPCA.","DOI":"10.1109\/HPCA47549.2020.00017"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Arun Subramaniyan 2017. Cache Automaton. In MICRO.  Arun Subramaniyan 2017. Cache Automaton. In MICRO.","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_20_1","volume-title":"DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory","author":"Yuhao Wang","year":"2016","unstructured":"Yuhao Wang 2016. DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory . IEEE Transactions on Information Forensics and Security ( 2016 ). Yuhao Wang 2016. DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory. IEEE Transactions on Information Forensics and Security (2016)."},{"key":"e_1_3_2_1_21_1","volume-title":"Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation","author":"Mimi Xie","year":"2018","unstructured":"Mimi Xie 2018. Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation . IEEE Transactions on Very Large Scale Integration (VLSI) Systems ( 2018 ). Mimi Xie 2018. Securing emerging nonvolatile main memory with fast and energy-efficient AES in-memory implementation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018)."}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston MA USA","acronym":"ISLPED '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539699","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539699"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":21,"alternative-id":["10.1145\/3531437.3539699","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539699","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}