{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:14:38Z","timestamp":1750220078216,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539703","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Canopy: A CNFET-based Process Variation Aware Systolic DNN Accelerator"],"prefix":"10.1145","author":[{"given":"Cheng","family":"Chu","sequence":"first","affiliation":[{"name":"Indiana University Bloomington, United States"}]},{"given":"Dawen","family":"Xu","sequence":"additional","affiliation":[{"name":"Seehi Microelectronics Co., Ltd, China"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, China"}]},{"given":"Fan","family":"Chen","sequence":"additional","affiliation":[{"name":"Indiana University Bloomington, United States"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the IEEE.","author":"M\u00a0Sabry Aly Mohamed","year":"2018","unstructured":"Mohamed M\u00a0Sabry Aly 2018 . The N3XT Approach to Energy-Efficient Abundant-Data Computing . In Proceedings of the IEEE. Mohamed M\u00a0Sabry Aly 2018. The N3XT Approach to Energy-Efficient Abundant-Data Computing. In Proceedings of the IEEE."},{"key":"e_1_3_2_1_2_1","volume-title":"SHARC: Self-Healing Analog with RRAM and CNFETs. In ISSCC.","author":"Amer G.","year":"2019","unstructured":"A.\u00a0 G. Amer , R. Ho , G. Hills , A.\u00a0 P. Chandrakasan , and M.\u00a0 M. Shulaker . 2019 . SHARC: Self-Healing Analog with RRAM and CNFETs. In ISSCC. A.\u00a0G. Amer, R. Ho, G. Hills, A.\u00a0P. Chandrakasan, and M.\u00a0M. Shulaker. 2019. SHARC: Self-Healing Analog with RRAM and CNFETs. In ISSCC."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976734"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Qing Cao 2013. Arrays of Sngle-Walled Carbon Nanotubes with Full Surface Coverage for High-Performance Electronics. In Nature Nanotechnology.  Qing Cao 2013. Arrays of Sngle-Walled Carbon Nanotubes with Full Surface Coverage for High-Performance Electronics. In Nature Nanotechnology.","DOI":"10.1038\/nnano.2012.257"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Jie Deng 2006. A Circuit-Compatible SPICE Model for Enhancement Mode Carbon Nanotube Field Effect Transistors. In SISPAD.  Jie Deng 2006. A Circuit-Compatible SPICE Model for Enhancement Mode Carbon Nanotube Field Effect Transistors. In SISPAD.","DOI":"10.1109\/SISPAD.2006.282864"},{"key":"e_1_3_2_1_6_1","volume-title":"A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: Full device model and circuit performance benchmarking","author":"Deng Jie","year":"2007","unstructured":"Jie Deng and H- S\u00a0Philip Wong . 2007. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: Full device model and circuit performance benchmarking . IEEE T-ED ( 2007 ). Jie Deng and H-S\u00a0Philip Wong. 2007. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: Full device model and circuit performance benchmarking. IEEE T-ED (2007)."},{"key":"e_1_3_2_1_7_1","volume":"202","author":"Samuel\u00a0","unstructured":"Samuel\u00a0 J. Engers 202 2. MOCCA: A Process Variation Tolerant Systolic DNN Accelerator Using CNFETs in Monolithic 3D. In GLSVLSI. Samuel\u00a0J. Engers 2022. MOCCA: A Process Variation Tolerant Systolic DNN Accelerator Using CNFETs in Monolithic 3D. In GLSVLSI.","journal-title":"J. Engers"},{"key":"e_1_3_2_1_8_1","volume-title":"Sub-10 nm carbon nanotube transistor. Nano letters","author":"D Franklin","year":"2012","unstructured":"Aaron\u00a0 D Franklin 2012. Sub-10 nm carbon nanotube transistor. Nano letters ( 2012 ). Aaron\u00a0D Franklin 2012. Sub-10 nm carbon nanotube transistor. Nano letters (2012)."},{"key":"e_1_3_2_1_9_1","unstructured":"Gage Hills. 2015. Variation-Aware Nanosystem Design Kit (NDK). https:\/\/nanohub.org\/resources\/22582  Gage Hills. 2015. Variation-Aware Nanosystem Design Kit (NDK). https:\/\/nanohub.org\/resources\/22582"},{"key":"e_1_3_2_1_10_1","volume-title":"Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations","author":"Gage Hills","year":"2015","unstructured":"Gage Hills 2015. Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations . IEEE TCAD ( 2015 ). Gage Hills 2015. Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations. IEEE TCAD (2015)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Gage Hills 2018. TRIG: Hardware Accelerator for Inference-based Applications and Experimental Demonstration using Carbon Nanotube FETs. In DAC.  Gage Hills 2018. TRIG: Hardware Accelerator for Inference-based Applications and Experimental Demonstration using Carbon Nanotube FETs. In DAC.","DOI":"10.1109\/DAC.2018.8465852"},{"key":"e_1_3_2_1_12_1","volume-title":"CNFET-Based High Throughput SIMD Architecture. TCAD","author":"Li Jiang","year":"2018","unstructured":"Li Jiang 2018. CNFET-Based High Throughput SIMD Architecture. TCAD ( 2018 ). Li Jiang 2018. CNFET-Based High Throughput SIMD Architecture. TCAD (2018)."},{"key":"e_1_3_2_1_13_1","unstructured":"Norman\u00a0P. Jouppi 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. In ISCA.  Norman\u00a0P. Jouppi 2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. In ISCA."},{"key":"e_1_3_2_1_14_1","unstructured":"Tianjian Li 2016. CNFET-based high throughput register file architecture. In ICCD.  Tianjian Li 2016. CNFET-based high throughput register file architecture. In ICCD."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"O\u2019Connor 2017. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In MICRO.  O\u2019Connor 2017. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In MICRO.","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Nishant Patil 2007. Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits. In DAC.  Nishant Patil 2007. Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits. In DAC.","DOI":"10.1109\/DAC.2007.375303"},{"key":"e_1_3_2_1_17_1","volume-title":"SCALE-Sim: Systolic CNN Accelerator Simulator. arXiv e-prints","author":"Ananda Samajdar","year":"2018","unstructured":"Ananda Samajdar 2018. SCALE-Sim: Systolic CNN Accelerator Simulator. arXiv e-prints ( 2018 ). Ananda Samajdar 2018. SCALE-Sim: Systolic CNN Accelerator Simulator. arXiv e-prints (2018)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"M.\u00a0M. Shulaker 2014. Monolithic 3D Integration of Logic and Memory: Carbon Nanotube FETs Resistive RAM and Silicon FETs. In IEDM.  M.\u00a0M. Shulaker 2014. Monolithic 3D Integration of Logic and Memory: Carbon Nanotube FETs Resistive RAM and Silicon FETs. In IEDM.","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Fabian Teichert 2017. Electronic Transport in Metallic Carbon Nanotubes with Mixed Defects within the Strong Localization Regime. Computational Materials Science(2017).  Fabian Teichert 2017. Electronic Transport in Metallic Carbon Nanotubes with Mixed Defects within the Strong Localization Regime. Computational Materials Science(2017).","DOI":"10.1016\/j.commatsci.2017.06.001"},{"key":"e_1_3_2_1_20_1","unstructured":"H-SP Wong 2003. Carbon Nanotube Field Effect Transistors-Fabrication Device Physics and Circuit Implications. In ISSCC.  H-SP Wong 2003. Carbon Nanotube Field Effect Transistors-Fabrication Device Physics and Circuit Implications. In ISSCC."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Damien Woods. 2012. Photonic neural networks. In Nature Physics.  Damien Woods. 2012. Photonic neural networks. In Nature Physics.","DOI":"10.1038\/nphys2283"},{"key":"e_1_3_2_1_22_1","volume-title":"Thermal Conductance and Thermopower of an Individual Single-Wall Carbon Nanotube. Nano Letters","author":"Choongho Yu","year":"2005","unstructured":"Choongho Yu 2005. Thermal Conductance and Thermopower of an Individual Single-Wall Carbon Nanotube. Nano Letters ( 2005 ). Choongho Yu 2005. Thermal Conductance and Thermopower of an Individual Single-Wall Carbon Nanotube. Nano Letters (2005)."},{"key":"e_1_3_2_1_23_1","volume-title":"Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction. Science","author":"Guangyu Zhang","year":"2006","unstructured":"Guangyu Zhang 2006. Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction. Science ( 2006 ). Guangyu Zhang 2006. Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction. Science (2006)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Jie Zhang 2009. Carbon Nanotube Circuits in the Presence of Carbon Nanotube Density Variations. In DAC.  Jie Zhang 2009. Carbon Nanotube Circuits in the Presence of Carbon Nanotube Density Variations. In DAC.","DOI":"10.1145\/1629911.1629933"},{"key":"e_1_3_2_1_25_1","volume-title":"Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. TCAD","author":"Jie Zhang","year":"2009","unstructured":"Jie Zhang 2009. Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. TCAD ( 2009 ). Jie Zhang 2009. Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. TCAD (2009)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Jie Zhang 2010. Carbon Nanotube Correlation: Promising Opportunity for CNFET Circuit Yield Enhancement. In DAC.  Jie Zhang 2010. Carbon Nanotube Correlation: Promising Opportunity for CNFET Circuit Yield Enhancement. In DAC.","DOI":"10.1145\/1837274.1837497"}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston MA USA","acronym":"ISLPED '22"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539703","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539703"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":26,"alternative-id":["10.1145\/3531437.3539703","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539703","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}