{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:14:38Z","timestamp":1750220078384,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2810.064"],"award-info":[{"award-number":["2810.064"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539710","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Analysis of the Effect of Hot Carrier Injection in An Integrated Inductive Voltage Regulator"],"prefix":"10.1145","author":[{"given":"Shida","family":"Zhang","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, United States"}]},{"given":"Nael","family":"Mizanur Rahman","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}]},{"given":"Venkata Chaitanya Krishna","family":"Chekuri","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}]},{"given":"Carlos","family":"Tokunaga","sequence":"additional","affiliation":[{"name":"Intel Corporation, United States"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2693243"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196316"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627637"},{"key":"e_1_3_2_1_5_1","volume-title":"et. al, \u201dA 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance","author":"Bowman K. A.","year":"2013","unstructured":"[ 5 ] K. A. Bowman , et. al, \u201dA 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance ,\u201d IEEE JSSC , 2013 . [5] K. A. Bowman, et. al, \u201dA 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance,\u201d IEEE JSSC, 2013."},{"key":"e_1_3_2_1_6_1","volume-title":"et. al, \u201dAging Challenges in On-chip Voltage Regulator Design","author":"Chekuri V. C. K.","year":"2020","unstructured":"[ 6 ] V. C. K. Chekuri , et. al, \u201dAging Challenges in On-chip Voltage Regulator Design ,\u201d IEEE IRPS , 2020 . [6] V. C. K. Chekuri, et. al, \u201dAging Challenges in On-chip Voltage Regulator Design,\u201d IEEE IRPS, 2020."},{"key":"e_1_3_2_1_7_1","volume-title":"et. al, \u201dCompact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology","author":"Wang W.","year":"2007","unstructured":"[ 7 ] W. Wang , et. al, \u201dCompact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology ,\u201d IEEE T-DMR , 2007 [7] W. Wang, et. al, \u201dCompact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology,\u201d IEEE T-DMR, 2007"},{"key":"e_1_3_2_1_8_1","volume-title":"et. al, \u201dA Fully Synthesized Integrated Buck Regulator with Auto-generated GDS-II in 65nm CMOS Process","author":"Krishna Chekuri V. C.","year":"2020","unstructured":"[ 8 ] V. C. Krishna Chekuri , et. al, \u201dA Fully Synthesized Integrated Buck Regulator with Auto-generated GDS-II in 65nm CMOS Process ,\u201d IEEE CICC , 2020 . [8] V. C. Krishna Chekuri, et. al, \u201dA Fully Synthesized Integrated Buck Regulator with Auto-generated GDS-II in 65nm CMOS Process,\u201d IEEE CICC, 2020."},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE JSSC","author":"A","year":"2004","unstructured":"[ 9 ] Jinwen Xiao, et. al, \u201d A 4-\/spl mu\/a quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications ,\u201d IEEE JSSC , 2004 [9] Jinwen Xiao, et. al, \u201dA 4-\/spl mu\/a quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications,\u201d IEEE JSSC, 2004"}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston MA USA","acronym":"ISLPED '22"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539710","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":9,"alternative-id":["10.1145\/3531437.3539710","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539710","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}