{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T16:14:56Z","timestamp":1770740096933,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA ERI 3DSOC Program","award":["Award HR001118C0096"],"award-info":[{"award-number":["Award HR001118C0096"]}]},{"name":"National Research Foundation of Korea","award":["NRF-2020M3F3A2A02082445"],"award-info":[{"award-number":["NRF-2020M3F3A2A02082445"]}]},{"name":"Semiconductor Research Corporation","award":["Task 2929"],"award-info":[{"award-number":["Task 2929"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539724","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs"],"prefix":"10.1145","author":[{"given":"Lingjun","family":"Zhu","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nesara Eranna","family":"Bethur","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Chen","family":"Lu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsang","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunhyeok","family":"Im","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872414"},{"key":"e_1_3_2_1_2_1","volume-title":"Electronics Packaging Technology Conf.453\u2013457","author":"Majeed B.","year":"2014","unstructured":"B. Majeed 2014 . Microbumping technology for hybrid IR detectors, 10um pitch and beyond . In Electronics Packaging Technology Conf.453\u2013457 . https:\/\/doi.org\/10.1109\/EPTC.2014.7028336 10.1109\/EPTC.2014.7028336 B. Majeed 2014. Microbumping technology for hybrid IR detectors, 10um pitch and beyond. In Electronics Packaging Technology Conf.453\u2013457. https:\/\/doi.org\/10.1109\/EPTC.2014.7028336"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. IEEE Int. Conf. on Computer-Aided Design. 1\u20139.","author":"Surya\u00a0Kiran Pentapati Sai","year":"2020","unstructured":"Sai Surya\u00a0Kiran Pentapati 2020 . Pin-3D: a physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs . In Proc. IEEE Int. Conf. on Computer-Aided Design. 1\u20139. Sai Surya\u00a0Kiran Pentapati 2020. Pin-3D: a physical synthesis and post-layout optimization flow for heterogeneous monolithic 3D ICs. In Proc. IEEE Int. Conf. on Computer-Aided Design. 1\u20139."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.02.016"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2020.2970382"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3073070"}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston MA USA","acronym":"ISLPED '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539724","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539724"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":7,"alternative-id":["10.1145\/3531437.3539724","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539724","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}