{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:27:43Z","timestamp":1775744863864,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DARPA","award":["FA8650-18-2-7860"],"award-info":[{"award-number":["FA8650-18-2-7860"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539726","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A Unified Forward Error Correction Accelerator for Multi-Mode Turbo, LDPC, and Polar Decoding"],"prefix":"10.1145","author":[{"given":"Yufan","family":"Yue","sequence":"first","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Tutu","family":"Ajayi","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Xueyang","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Peiwen","family":"Xing","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Zihan","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]},{"given":"Hun Seok","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Michigan, United States"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2006.1705979"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2012.6146491"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"},{"key":"e_1_3_2_1_4_1","first-page":"1723","article-title":"VLSI architectures for metric normalization in the Viterbi algorithm","author":"Shung C. B.","year":"1990","unstructured":"[ 4 ] C. B. Shung , P. H. Siegel , G. Ungerboeck and H. K. Thapar , \u201d VLSI architectures for metric normalization in the Viterbi algorithm ,\u201d IEEE ICC , 1990 , pp. 1723 - 1728 vol.4. [4] C. B. Shung, P. H. Siegel, G. Ungerboeck and H. K. Thapar, \u201dVLSI architectures for metric normalization in the Viterbi algorithm,\u201d IEEE ICC, 1990, pp. 1723-1728 vol.4.","journal-title":"IEEE"},{"key":"e_1_3_2_1_5_1","first-page":"0886","article-title":"High Throughout Extension to the 802.11 Standard","volume":"11","author":"Proposal IEEE","year":"2005","unstructured":"[ 5 ] IEEE P802.11 Wireless LANs WWiSE Proposal : High Throughout Extension to the 802.11 Standard , IEEE 11-04 - 0886 - 0800 -000n, 2005 . [5] IEEE P802.11 Wireless LANs WWiSE Proposal: High Throughout Extension to the 802.11 Standard, IEEE 11-04-0886-00-000n, 2005.","journal-title":"IEEE"},{"key":"e_1_3_2_1_6_1","volume-title":"ETSI","author":"GPP","year":"2017","unstructured":"[ 6 ] 3 GPP TS 38. 212 version 15.2.0 Release 15 : 5G; NR; Multiplexing and channel coding , ETSI , 2017 . [6] 3GPP TS 38.212 version 15.2.0 Release 15 : 5G; NR; Multiplexing and channel coding, ETSI, 2017."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.838370"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965572"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6852102"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527196"},{"key":"e_1_3_2_1_11_1","first-page":"1","article-title":"Generalized Very High Throughput Unrolled LDPC Layered Decoder","author":"Amaricai A.","year":"2020","unstructured":"[ 11 ] A. Amaricai , D. Stein and O. Boncalo , \u201d Generalized Very High Throughput Unrolled LDPC Layered Decoder ,\u201d TELFOR , 2020 , pp. 1 - 4 . [11] A. Amaricai, D. Stein and O. Boncalo, \u201dGeneralized Very High Throughput Unrolled LDPC Layered Decoder,\u201d TELFOR, 2020, pp. 1-4.","journal-title":"TELFOR"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938161"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2018.8649976"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043965"},{"key":"e_1_3_2_1_15_1","first-page":"93","volume-title":"SAMOS","author":"Wu Z.","year":"2014","unstructured":"[ 15 ] Z. Wu and D. Liu , \u201d Memory sharing techniques for multi-standard high-throughput FEC decoder ,\u201d SAMOS , 2014 , pp. 93 - 98 . [15] Z. Wu and D. Liu, \u201dMemory sharing techniques for multi-standard high-throughput FEC decoder,\u201d SAMOS, 2014, pp. 93-98."},{"key":"e_1_3_2_1_16_1","first-page":"1","article-title":"LDPC Decoder Power Consumption Optimization","author":"Zinchenko M. Y.","year":"2020","unstructured":"[ 16 ] M. Y. Zinchenko , A. M. Levadniy and Y. A. Grebenko , \u201d LDPC Decoder Power Consumption Optimization ,\u201d IEEE REEPE , 2020 , pp. 1 - 5 . [16] M. Y. Zinchenko, A. M. Levadniy and Y. A. Grebenko, \u201dLDPC Decoder Power Consumption Optimization,\u201d IEEE REEPE, 2020, pp. 1-5.","journal-title":"IEEE REEPE"},{"key":"e_1_3_2_1_17_1","first-page":"16","article-title":"Memory power reduction for the highspeed implementation of turbo codes","author":"Maessen F.","year":"2001","unstructured":"[ 17 ] F. Maessen , \u201d Memory power reduction for the highspeed implementation of turbo codes ,\u201d IEEE SiPS , 2001 , pp. 16 - 24 . [17] F. Maessen et al., \u201dMemory power reduction for the highspeed implementation of turbo codes,\u201d IEEE SiPS, 2001, pp. 16-24.","journal-title":"IEEE SiPS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/WCNC.2008.112"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2010.5613886"},{"key":"e_1_3_2_1_20_1","first-page":"213","volume-title":"IEEE VLSIC","author":"Naessens F.","year":"2010","unstructured":"[ 20 ] F. Naessens A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE ,\u201d IEEE VLSIC , 2010 , pp. 213 - 214 . [20] F. Naessens et al., \u201dA 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE,\u201d IEEE VLSIC, 2010, pp. 213-214."},{"issue":"1","key":"e_1_3_2_1_21_1","first-page":"65","article-title":"Architecture for a High-Code-Rate Turbo Decoder","volume":"62","author":"Lin C. -Y.","year":"2015","unstructured":"[ 21 ] C. -Y. Lin , C. -C. Wong and H. -C. Chang , \u201dAn Area Efficient Radix-4 Reciprocal Dual Trellis Architecture for a High-Code-Rate Turbo Decoder ,\u201d IEEE TCAS-II , vol. 62 , no. 1 , pp. 65 - 69 , Jan. 2015 . [21] C. -Y. Lin, C. -C. Wong and H. -C. Chang, \u201dAn Area Efficient Radix-4 Reciprocal Dual Trellis Architecture for a High-Code-Rate Turbo Decoder,\u201d IEEE TCAS-II, vol. 62, no. 1, pp. 65-69, Jan. 2015.","journal-title":"IEEE TCAS-II"},{"key":"e_1_3_2_1_22_1","volume-title":"Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding","author":"Lin C. -H.","unstructured":"[ 22 ] C. -H. Lin , C. -Y. Chen and A. -Y. Wu , \u201d Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding ,\u201d IEEE TVLSI , vol. 19 , no. 2, pp. 305-318, Feb. 2011. [22] C. -H. Lin, C. -Y. Chen and A. -Y. Wu, \u201dArea-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding,\u201d IEEE TVLSI, vol. 19, no. 2, pp. 305-318, Feb. 2011."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2752086"},{"key":"e_1_3_2_1_24_1","volume-title":"A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic","author":"Dizdar O.","unstructured":"[ 24 ] O. Dizdar and E. Ar\u0131kan , \u201d A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic ,\u201d IEEE TCAS-I , vol. 63 , no. 3, March 2016. [24] O. Dizdar and E. Ar\u0131kan, \u201dA High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic,\u201d IEEE TCAS-I, vol. 63, no. 3, March 2016."},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"IEEE VLSIC","author":"A","year":"2014","unstructured":"[ 25 ] Youn Sung Park, Yaoyu Tao, Shuanghong Sun and Zhengya Zhang, \u201d A 4.68Gb\/s belief propagation polar decoder with bit-splitting register file ,\u201d IEEE VLSIC , 2014 , pp. 1 - 2 . [25] Youn Sung Park, Yaoyu Tao, Shuanghong Sun and Zhengya Zhang, \u201dA 4.68Gb\/s belief propagation polar decoder with bit-splitting register file,\u201d IEEE VLSIC, 2014, pp. 1-2."},{"key":"e_1_3_2_1_26_1","volume-title":"ICCT","year":"2000","unstructured":"[ 26 ] Ling Cong, Cui Long and Wu Xiaofu , \u201d Further results on the equivalence between SOVA and max-log-MAP decodings ,\u201d ICCT 2000 . [26] Ling Cong, Cui Long and Wu Xiaofu, \u201dFurther results on the equivalence between SOVA and max-log-MAP decodings,\u201d ICCT 2000."}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Boston MA USA","acronym":"ISLPED '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539726","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539726"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":26,"alternative-id":["10.1145\/3531437.3539726","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539726","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}