{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:56:23Z","timestamp":1767707783743,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T00:00:00Z","timestamp":1659312000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-19-1-048"],"award-info":[{"award-number":["W911NF-19-1-048"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8]]},"DOI":"10.1145\/3531437.3539727","type":"proceedings-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T22:09:25Z","timestamp":1658009365000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Energy Efficient Cache Design with Piezoelectric FETs"],"prefix":"10.1145","author":[{"given":"Reena","family":"Elangovan","sequence":"first","affiliation":[{"name":"Purdue University, United States"}]},{"given":"Ashish","family":"Ranjan","sequence":"additional","affiliation":[{"name":"IBM Thomas J Watson Research Center, United States"}]},{"given":"Niharika","family":"Thakuria","sequence":"additional","affiliation":[{"name":"Purdue University, United States"}]},{"given":"Sumeet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University, United States"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University, United States"}]}],"member":"320","published-online":{"date-parts":[[2022,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture","author":"Junwhan Ahn\u00a0et","year":"2016","unstructured":"Junwhan Ahn\u00a0et al. 2016. Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture . IEEE Trans. Comput . ( 2016 ). Junwhan Ahn\u00a0et al. 2016. Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture. IEEE Trans. Comput. (2016)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Dmytro Apalkov\u00a0et al. 2013. Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM). J. Emerg. Technol. Comput. Syst.(2013).  Dmytro Apalkov\u00a0et al. 2013. Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM). J. Emerg. Technol. Comput. Syst.(2013).","DOI":"10.1145\/2463585.2463589"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"N Binkert\u00a0et al. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News(2011).  N Binkert\u00a0et al. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News(2011).","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241347"},{"key":"e_1_3_2_1_6_1","volume-title":"Two Dimensional Electrostrictive Field Effect Transistor: A sub-60mV\/decade Steep Slope Device with High ON current. Sci Rep","author":"Das","year":"2016","unstructured":"S Das . 2016. Two Dimensional Electrostrictive Field Effect Transistor: A sub-60mV\/decade Steep Slope Device with High ON current. Sci Rep ( 2016 ). S Das. 2016. Two Dimensional Electrostrictive Field Effect Transistor: A sub-60mV\/decade Steep Slope Device with High ON current. Sci Rep (2016)."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. IEEE (2016","author":"Xuanyao Fong\u00a0et","year":"2016","unstructured":"Xuanyao Fong\u00a0et al. 2016 . Spin-Transfer Torque Memories: Devices, Circuits, and Systems . Proc. IEEE (2016 ). https:\/\/doi.org\/10.1109\/JPROC.2016.2521712 10.1109\/JPROC.2016.2521712 Xuanyao Fong\u00a0et al. 2016. Spin-Transfer Torque Memories: Devices, Circuits, and Systems. Proc. IEEE (2016). https:\/\/doi.org\/10.1109\/JPROC.2016.2521712"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ISLPED.","author":"Amin Jadidi\u00a0et","year":"2011","unstructured":"Amin Jadidi\u00a0et al. 2011 . High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement . In Proc. ISLPED. Amin Jadidi\u00a0et al. 2011. High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement. In Proc. ISLPED."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Matthew Jerry\u00a0et al. 2018. A ferroelectric field effect transistor based synaptic weight cell. Journal of Physics D: Applied Physics(2018).  Matthew Jerry\u00a0et al. 2018. A ferroelectric field effect transistor based synaptic weight cell. Journal of Physics D: Applied Physics(2018).","DOI":"10.1088\/1361-6463\/aad6f8"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. DATE.","author":"Ashish Ranjan\u00a0et","year":"2015","unstructured":"Ashish Ranjan\u00a0et al. 2015 . DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes . In Proc. DATE. Ashish Ranjan\u00a0et al. 2015. DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes. In Proc. DATE."},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. DATE.","author":"Ashish Ranjan\u00a0et","year":"2017","unstructured":"Ashish Ranjan\u00a0et al. 2017 . STAxCache: An approximate, energy efficient STT-MRAM cache . In Proc. DATE. Ashish Ranjan\u00a0et al. 2017. STAxCache: An approximate, energy efficient STT-MRAM cache. In Proc. DATE."},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. HPCA.","author":"Guangyu Sun\u00a0et","year":"2009","unstructured":"Guangyu Sun\u00a0et al. 2009 . A novel architecture of the 3D stacked MRAM L2 cache for CMPs . In Proc. HPCA. Guangyu Sun\u00a0et al. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proc. HPCA."},{"key":"#cr-split#-e_1_3_2_1_13_1.1","unstructured":"Niharika Thakuria\u00a0et al. 2022. Piezoelectric Strain FET (PeFET) based Non-Volatile Memories. https:\/\/doi.org\/10.48550\/ARXIV.2203.00064 10.48550\/ARXIV.2203.00064"},{"key":"#cr-split#-e_1_3_2_1_13_1.2","unstructured":"Niharika Thakuria\u00a0et al. 2022. Piezoelectric Strain FET (PeFET) based Non-Volatile Memories. https:\/\/doi.org\/10.48550\/ARXIV.2203.00064"},{"key":"e_1_3_2_1_14_1","volume-title":"Thompson and Srivatsan Parthasarathy","author":"Scott\u00a0 E.","year":"2006","unstructured":"Scott\u00a0 E. Thompson and Srivatsan Parthasarathy . 2006 . Moore\u2019s law: the future of Si microelectronics. Materials Today ( 2006). Scott\u00a0E. Thompson and Srivatsan Parthasarathy. 2006. Moore\u2019s law: the future of Si microelectronics. Materials Today (2006)."},{"key":"e_1_3_2_1_15_1","unstructured":"Shyamkumar Thoziyoor\u00a0et al. 2008. CACTI 5.1. Technical Report. HP Labs.  Shyamkumar Thoziyoor\u00a0et al. 2008. CACTI 5.1. Technical Report. HP Labs."},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. HPCA.","author":"Zhe Wang\u00a0et","year":"2014","unstructured":"Zhe Wang\u00a0et al. 2014 . Adaptive placement and migration policy for an STT-RAM-based hybrid cache . In Proc. HPCA. Zhe Wang\u00a0et al. 2014. Adaptive placement and migration policy for an STT-RAM-based hybrid cache. In Proc. HPCA."},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. ISCA.","author":"Steven\u00a0Cameron Woo\u00a0et","year":"1995","unstructured":"Steven\u00a0Cameron Woo\u00a0et al. 1995 . The SPLASH-2 Programs: Characterization and Methodological Considerations . In Proc. ISCA. Steven\u00a0Cameron Woo\u00a0et al. 1995. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. ISCA."},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. ISCA.","author":"Xiaoxia Wu\u00a0et","year":"2009","unstructured":"Xiaoxia Wu\u00a0et al. 2009 . Hybrid Cache Architecture with Disparate Memory Technologies . In Proc. ISCA. Xiaoxia Wu\u00a0et al. 2009. Hybrid Cache Architecture with Disparate Memory Technologies. In Proc. ISCA."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. ICCAD.","author":"Ping Zhou\u00a0et","year":"2009","unstructured":"Ping Zhou\u00a0et al. 2009 . Energy reduction for STT-RAM using early write termination . In Proc. ICCAD. Ping Zhou\u00a0et al. 2009. Energy reduction for STT-RAM using early write termination. In Proc. ICCAD."}],"event":{"name":"ISLPED '22: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston MA USA","acronym":"ISLPED '22"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539727","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3531437.3539727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:09:21Z","timestamp":1750183761000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3531437.3539727"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8]]},"references-count":19,"alternative-id":["10.1145\/3531437.3539727","10.1145\/3531437"],"URL":"https:\/\/doi.org\/10.1145\/3531437.3539727","relation":{},"subject":[],"published":{"date-parts":[[2022,8]]},"assertion":[{"value":"2022-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}