{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:44Z","timestamp":1750220204449,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,7]],"date-time":"2022-06-07T00:00:00Z","timestamp":1654560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,7]]},"DOI":"10.1145\/3534879.3534907","type":"proceedings-article","created":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T16:12:47Z","timestamp":1654531967000},"page":"140-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A Coq Framework for More Trustworthy DRAM Controllers"],"prefix":"10.1145","author":[{"given":"Felipe","family":"Lisboa Malaquias","sequence":"first","affiliation":[{"name":"LTCI, Institut Polytechnique de Paris, Telecom Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihail","family":"Asavoae","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris Saclay, CEA List, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Brandner","sequence":"additional","affiliation":[{"name":"LTCI, Institut Polytechnique de Paris, Telecom Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9129-6"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/291251.289440"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018610.3018625"},{"key":"e_1_3_2_1_4_1","volume-title":"PROSA: A Case for Readable Mechanized Schedulability Analysis. In Euromicro Conference on Real-Time Systems(ECRTS\u201916)","author":"Cerqueira Felipe","year":"2016","unstructured":"Felipe Cerqueira , Felix Stutz , and Bj\u00f6rn\u00a0 B. Brandenburg . 2016 . PROSA: A Case for Readable Mechanized Schedulability Analysis. In Euromicro Conference on Real-Time Systems(ECRTS\u201916) . IEEE, 273\u2013284. Felipe Cerqueira, Felix Stutz, and Bj\u00f6rn\u00a0B. Brandenburg. 2016. PROSA: A Case for Readable Mechanized Schedulability Analysis. In Euromicro Conference on Real-Time Systems(ECRTS\u201916). IEEE, 273\u2013284."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.13"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.12"},{"volume-title":"Computer Aided Verification(CAV\u201919)","author":"Guo Xiaojie","key":"e_1_3_2_1_8_1","unstructured":"Xiaojie Guo , Maxime Lesourd , Mengqi Liu , Lionel Rieg , and Zhong Shao . 2019. Integrating Formal Schedulability Analysis into a Verified OS Kernel . In Computer Aided Verification(CAV\u201919) . Springer , 496\u2013514. Xiaojie Guo, Maxime Lesourd, Mengqi Liu, Lionel Rieg, and Zhong Shao. 2019. Integrating Formal Schedulability Analysis into a Verified OS Kernel. In Computer Aided Verification(CAV\u201919). Springer, 496\u2013514."},{"key":"e_1_3_2_1_9_1","first-page":"1050","article-title":"MCXplore: Automating the validation process of DRAM memory controller designs","volume":"37","author":"Hassan Mohamed","year":"2017","unstructured":"Mohamed Hassan and Hiren Patel . 2017 . MCXplore: Automating the validation process of DRAM memory controller designs . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 , 5(2017), 1050 \u2013 1063 . Mohamed Hassan and Hiren Patel. 2017. MCXplore: Automating the validation process of DRAM memory controller designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5(2017), 1050\u20131063.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"volume-title":"Real-Time and Embedded Technology and Applications Sym","author":"Hassan Mohamed","key":"e_1_3_2_1_10_1","unstructured":"Mohamed Hassan , Hiren Patel , and Rodolfo Pellizzoni . 2015. A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems . In Real-Time and Embedded Technology and Applications Sym . IEEE , 307\u2013316. Mohamed Hassan, Hiren Patel, and Rodolfo Pellizzoni. 2015. A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems. In Real-Time and Embedded Technology and Applications Sym.IEEE, 307\u2013316."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"e_1_3_2_1_12_1","unstructured":"Joint Electron Device Engineering\u00a0Council (JEDEC). 2021. DDR4 SDRAM STANDARD.  Joint Electron Device Engineering\u00a0Council (JEDEC). 2021. DDR4 SDRAM STANDARD."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357556"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.18"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461341"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.3008288"},{"volume-title":"a proof assistant for higher-order logic. Vol.\u00a02283","author":"Nipkow Tobias","key":"e_1_3_2_1_17_1","unstructured":"Tobias Nipkow , Lawrence\u00a0 C Paulson , and Markus Wenzel . 2002. Isabelle\/HOL : a proof assistant for higher-order logic. Vol.\u00a02283 . Springer . Tobias Nipkow, Lawrence\u00a0C Paulson, and Markus Wenzel. 2002. Isabelle\/HOL: a proof assistant for higher-order logic. Vol.\u00a02283. Springer."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.28"},{"volume-title":"Lectures on the Curry-Howard isomorphism","author":"S\u00f8rensen Morten\u00a0Heine","key":"e_1_3_2_1_22_1","unstructured":"Morten\u00a0Heine S\u00f8rensen and Pawel Urzyczyn . 2006. Lectures on the Curry-Howard isomorphism . Elsevier . Morten\u00a0Heine S\u00f8rensen and Pawel Urzyczyn. 2006. Lectures on the Curry-Howard isomorphism. Elsevier."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317900"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.24"}],"event":{"name":"RTNS 2022: The 30th International Conference on Real-Time Networks and Systems","acronym":"RTNS 2022","location":"Paris France"},"container-title":["Proceedings of the 30th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534879.3534907","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3534879.3534907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:53Z","timestamp":1750186973000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534879.3534907"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,7]]},"references-count":25,"alternative-id":["10.1145\/3534879.3534907","10.1145\/3534879"],"URL":"https:\/\/doi.org\/10.1145\/3534879.3534907","relation":{},"subject":[],"published":{"date-parts":[[2022,6,7]]},"assertion":[{"value":"2022-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}