{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,24]],"date-time":"2026-09-24T22:05:45Z","timestamp":1790287545874,"version":"4.1.0"},"reference-count":83,"publisher":"Association for Computing Machinery (ACM)","issue":"6","license":[{"start":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T00:00:00Z","timestamp":1670371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2023,7,31]]},"abstract":"<jats:p>Caching is an important technique to speed-up execution, and its implementation and use cases vary. When applied specifically to the memory hierarchy, caching is used to speed up memory accesses and memory translations. Different cache implementations are considered microarchitectural secrets and oftentimes change between generations. The integration of caches in hardware greatly influences security policy enforcement in the platform since caches maintain copies of code and data and their security properties. Examples of attacks due to the existence of caches are side-channels against cryptographic software, recent speculative execution abuses to leak secret data, and usages of cache-based manipulations (e.g., forcing cache splits\/incoherence) to hide from security software detection. This survey examines the security issues due to different cache usages in a microarchitecture. The survey also explains the most complicated caching features and their impact on the security of the platform in different scenarios.<\/jats:p>","DOI":"10.1145\/3534962","type":"journal-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T12:31:39Z","timestamp":1656505899000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Cache-related Hardware Capabilities and Their Impact on Information Security"],"prefix":"10.1145","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5973-7793","authenticated-orcid":false,"given":"Rodrigo","family":"Branco","sequence":"first","affiliation":[{"name":"Oregon State University, School of Electrical Engineering and Computer Science"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6289-1134","authenticated-orcid":false,"given":"Ben","family":"Lee","sequence":"additional","affiliation":[{"name":"Oregon State University, School of Electrical Engineering and Computer Science"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,7]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_2_4_2","unstructured":"Inc. Advanced Micro Devices. 2021. Transient Execution of Non-canonical Accesses (CVE-2020-12965). Retrieved January 25 2022 from https:\/\/www.amd.com\/en\/corporate\/product-security\/bulletin\/amd-sb-1010."},{"key":"e_1_3_2_5_2","article-title":"Port Contention for Fun and Profit","author":"Aldaya Alejandro Cabrera","year":"2018","unstructured":"Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida Garc\u00eda, and Nicola Tuveri. 2018. Port Contention for Fun and Profit. Cryptology ePrint Archive, Report 2018\/1060. Retrieved from https:\/\/eprint.iacr.org\/2018\/1060.","journal-title":"Cryptology ePrint Archive, Report 2018\/1060"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_7_2","unstructured":"Rodrigo Branco and Gabriel N. Barbosa. 2015. Modern Platform-Supported Rootkits. Retrieved February 05 2017 from https:\/\/github.com\/rrbranco\/Troopers2015\/blob\/master\/Troopers2015-Final-Presented-Public.pptx."},{"key":"e_1_3_2_8_2","unstructured":"BSDaemon coideloko and D0nAnd0n. 2008. System Management Mode Hack - Using SMM for Other Purposes. Retrieved February 22 2017 from http:\/\/phrack.org\/issues\/65\/7.html."},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_2_11_2","unstructured":"Intel Corporation. [n.d.]. Microarchitectural Data Sampling Advisory. Retrieved December 01 2021 from https:\/\/www.intel.com\/content\/www\/us\/en\/security-center\/advisory\/intel-sa-00233.html."},{"key":"e_1_3_2_12_2","unstructured":"Intel Corporation. 2003. Intel Platform Innovation Framework for EFI. Retrieved May 05 2021 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/reference-guides\/efi-pei-cis-v09.pdf."},{"key":"e_1_3_2_13_2","unstructured":"Intel Corporation. 2009. 64-bit Intel Xeon Processor MP with 1 MB L2 Cache. Retrieved May 05 2021 from https:\/\/www.intel.com\/content\/dam\/support\/us\/en\/documents\/processors\/xeon\/sb\/30675212.pdf."},{"key":"e_1_3_2_14_2","unstructured":"Intel Corporation. 2016. Intel 64 and IA-32 Architectures Software Developer Manuals. Retrieved May 05 2020 from https:\/\/software.intel.com\/en-us\/articles\/intel-sdm."},{"key":"e_1_3_2_15_2","unstructured":"Intel Corporation. 2017. Intel Software Guard eXtensions. Retrieved April 30 2020 from https:\/\/software.intel.com\/en-us\/sgx."},{"key":"e_1_3_2_16_2","unstructured":"Intel Corporation. 2018. Retrieved April 30 2020 from https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-retpoline-branch-target-injection-mitigation."},{"key":"e_1_3_2_17_2","unstructured":"Intel Corporation. 2018. Intel Analysis of Speculative Execution Side Channels. Retrieved July 10 2018 from https:\/\/software.intel.com\/sites\/default\/files\/managed\/b9\/f9\/336983-Intel-Analysis-of-Speculative-Execution-Side-Channels-White-Paper.pdf."},{"key":"e_1_3_2_18_2","unstructured":"Intel Corporation. 2018. Resources and Response to Side Channel L1 Terminal Fault. Retrieved August 18 2018 from https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/l1tf.html."},{"key":"e_1_3_2_19_2","unstructured":"Intel Corporation. 2018. Speculative Execution Side Channel Mitigations. Retrieved July 10 2018 from https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/63\/336996-Speculative-Execution-Side-Channel-Mitigations.pdf."},{"key":"e_1_3_2_20_2","unstructured":"Intel Corporation. 2019. Transactional Synchronization Extensions. Retrieved May 27 2020 from https:\/\/software.intel.com\/content\/www\/us\/en\/develop\/documentation\/cpp-compiler-developer-guide-and-reference\/top\/compiler-reference\/intrinsics\/intrinsics-for-intel-advanced-vector-extensions-2\/intrinsics-for-intel-transactional-synchronization-extensions-intel-tsx\/intel-transactional-synchronization-extensions-intel-tsx-overview.html?language=en."},{"key":"e_1_3_2_21_2","unstructured":"Intel Corporation. 2020. 6th Generation Intel Processor Family Specification Update - Errata SKL046. Retrieved May 27 2020 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/specification-updates\/desktop-6th-gen-core-family-spec-update.pdf."},{"key":"e_1_3_2_22_2","unstructured":"Intel Corporation. 2020. Intel Data Direct I\/O Technology Overview. Retrieved May 05 2021 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/data-direct-i-o-technology-overview-paper.pdf."},{"key":"e_1_3_2_23_2","unstructured":"Intel Corporation. 2020. Snoop Assisted L1D Sampling Advisory. Retrieved April 30 2020 from https:\/\/www.intel.com\/content\/www\/us\/en\/security-center\/advisory\/intel-sa-00330.html."},{"key":"e_1_3_2_24_2","unstructured":"Microsoft Security Research & Defense. 2018. Analysis and mitigation of speculative store bypass (CVE-2018-3639). Retrieved April 30 2020 from https:\/\/msrc-blog.microsoft.com\/2018\/05\/21\/analysis-and-mitigation-of-speculative-store-bypass-cve-2018-3639\/."},{"key":"e_1_3_2_25_2","unstructured":"Mark Doran Kevin D. Davis and Mark Svancarek. 2009. UEFI Boot Time Optimization Under Microsoft Windows 7. Retrieved May 05 2021 from https:\/\/www.intel.com\/content\/dam\/doc\/guide\/uefi-boot-time-optimizaiton-windows7.pdf."},{"key":"e_1_3_2_26_2","unstructured":"Travis Downs. 2020. Hardware Store Elimination. Retrieved May 27 2020 from https:\/\/travisdowns.github.io\/blog\/2020\/05\/13\/intel-zero-opt.html."},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768571"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"e_1_3_2_30_2","unstructured":"Anders Fogh. 2016. Cache side channel attacks: CPU Design as a security problem. Retrieved June 13 2018 from https:\/\/conference.hitb.org\/hitbsecconf2016ams\/sessions\/cache-side-channel-attacks-cpu-design-as-a-security-problem\/."},{"key":"e_1_3_2_31_2","unstructured":"Anders Fogh. 2017. Negative Result: Reading Kernel Memory From User Mode. Retrieved July 05 2018 from https:\/\/cyber.wtf\/2017\/07\/28\/negative-result-reading-kernel-memory-from-user-mode\/."},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"e_1_3_2_33_2","unstructured":"Ge Qian et\u00a0al. 2018. A survey of microarchitectural timing attacks and countermeasures on contemporary hardware."},{"key":"e_1_3_2_34_2","first-page":"955","volume-title":"Proceedings of the 27th USENIX Conference on Security Symposium","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, et al. 2018. Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks. In Proceedings of the 27th USENIX Conference on Security Symposium. USENIX Association, 955\u2013972."},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23271"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241208"},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749. 2978356"},{"key":"e_1_3_2_39_2","unstructured":"Jann Horn. 2018. Exploiting Branch Target Injection. Infiltrate Security Conference 2018."},{"key":"e_1_3_2_40_2","unstructured":"Jann Horn. 2018. Reading privileged memory with a side-channel. Retrieved January 03 2018 from https:\/\/googleprojectzero.blogspot.com\/2018\/01\/reading-privileged-memory-with-side.html."},{"key":"e_1_3_2_41_2","unstructured":"Jann Horn. 2018. Speculative Execution Variant 4. Retrieved April 30 2020 from https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528."},{"key":"e_1_3_2_42_2","unstructured":"Kekai Hu Ke Sun and Rodrigo Branco. 2019. A New Memory Type Against Speculative Side Channel Attacks. Retrieved April 30 2020 from https:\/\/github.com\/intelstormteam\/Papers\/blob\/master\/2019-A_New_Memory_Type_Against_Speculative_Side_Channel_Attacks.pdf."},{"key":"e_1_3_2_43_2","unstructured":"Kekai Hu Ke Sun and Rodrigo Branco. 2019. A New Type of Branch Instruction. Retrieved April 30 2020 from https:\/\/github.com\/intelstormteam\/Papers\/blob\/master\/2019-A_New_Type_of_Branch_Instruction.pdf."},{"key":"e_1_3_2_44_2","unstructured":"Kekai Hu Ke Sun and Rodrigo Branco. 2019. A Recursive Counter for Linked List RSB. Retrieved April 30 2020 from https:\/\/github.com\/intelstormteam\/Papers\/blob\/master\/2019-A_Recursive_Counter_for_Linked_List_RSB.pdf."},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978321"},{"key":"e_1_3_2_47_2","unstructured":"David Kanter. 2010. Intel\u2019s Sandy Bridge Micro Architecture (Instruction Decode and uop Cache). Retrieved January 22 2017 from http:\/\/www.realworldtech.com\/sandy-bridge\/4\/."},{"key":"e_1_3_2_48_2","first-page":"189","volume-title":"Proceedings of the 21st USENIX Security Symposium","author":"Kim Taesoo","year":"2012","unstructured":"Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. 2012. In Proceedings of the 21st USENIX Security Symposium. USENIX, Bellevue, WA, 189\u2013204. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/kim."},{"key":"e_1_3_2_49_2","doi-asserted-by":"crossref","unstructured":"Paul Kocher Jann Horn Anders Fogh et al. 2018. Spectre Attacks: Exploiting Speculative Execution. Retrieved July 05 2018 from https:\/\/spectreattack.com\/spectre.pdf.","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00082"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.165"},{"key":"e_1_3_2_52_2","unstructured":"Moritz Lipp Michael Schwarz Daniel Gruss et al. 2018. Meltdown. Retrieved July 05 2018 from https:\/\/meltdownattack.com\/meltdown.pdf."},{"key":"e_1_3_2_53_2","doi-asserted-by":"crossref","unstructured":"Yangdi Lyu and Prabhat Mishra. 2018. A survey of side-channel attacks on caches and countermeasures. Journal of Hardware and Systems Security 2 1 (2018) 33\u201350.","DOI":"10.1007\/s41635-017-0025-y"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"key":"e_1_3_2_56_2","unstructured":"Ronald Minnich. 2015. Coreboot Project. Retrieved April 30 2020 from https:\/\/github.com\/coreboot\/coreboot\/blob\/4.1\/src\/cpu\/intel\/haswell\/cache_as_ram.inc."},{"key":"e_1_3_2_57_2","first-page":"18","volume-title":"Proceedings of the 16th USENIX Security Symposium on USENIX Security Symposium","author":"Moscibroda Thomas","year":"2007","unstructured":"Thomas Moscibroda and Onur Mutlu. 2007. Memory performance attacks: Denial of memory service in multi-core systems. In Proceedings of the 16th USENIX Security Symposium on USENIX Security Symposium. USENIX Association, Berkeley, CA, 18 pages. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=1362903.1362921."},{"key":"e_1_3_2_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132781"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_60_2","unstructured":"Jurgen Pabel. 2009. Frozen Cache. Retrieved February 05 2017 from http:\/\/frozencache.blogspot.com."},{"key":"e_1_3_2_61_2","first-page":"565","volume-title":"Proceedings of the 25th USENIX Security Symposium","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, et al. 2016. DRAMA: Exploiting DRAM addressing for cross-CPU attacks. In Proceedings of the 25th USENIX Security Symposium. USENIX Association, Austin, TX, 565\u2013581. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl."},{"key":"e_1_3_2_62_2","unstructured":"Joanna Rutkowska. 2007. Beyond the CPU: Defeating Hardware Based RAM Acquisition. Retrieved February 05 2017 from http:\/\/www.first.org\/conference\/2007\/papers\/rutkowska-joanna-slides.pdf."},{"key":"e_1_3_2_63_2","unstructured":"Michael Schwarz Claudio Canella Lukas Giner et al. 2019. Store-to-leak forwarding: Leaking data on meltdown-resistant CPUs. arxiv:1905.05725. Retrieved from http:\/\/arxiv.org\/abs\/1905.05725."},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"e_1_3_2_65_2","unstructured":"Michael Schwarz Martin Schwarzl Moritz Lipp and Daniel Gruss. 2018. NetSpectre: Read arbitrary memory over network. arxiv:1807.10535. Retrieved from http:\/\/arxiv.org\/abs\/1807.10535."},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322228"},{"key":"e_1_3_2_67_2","article-title":"Raising the bar for windows rootkit detection","author":"Sparks Sherri","year":"2005","unstructured":"Sherri Sparks and Jamie Butler. 2005. Raising the bar for windows rootkit detection. Phrack Magazine (2005). Retrieved February 05, 2017 from http:\/\/phrack.org\/issues\/63\/8.html.","journal-title":"Phrack Magazine"},{"key":"e_1_3_2_68_2","unstructured":"Frank Swiderski and Window Snyder. 2004. Threat Modeling . Microsoft Press."},{"key":"e_1_3_2_69_2","article-title":"MoRE shadow walker: TLB-splitting on modern x86","author":"Torrey Jacob","year":"2014","unstructured":"Jacob Torrey. 2014. MoRE shadow walker: TLB-splitting on modern x86. Black Hat USA Conference Proceedings (2014). Retrieved February 05, 2017 from https:\/\/www.blackhat.com\/docs\/us-14\/materials\/us-14-Torrey-MoRE-Shadow-Walker-The-Progression-Of-TLB-Splitting-On-x86-WP.pdf.","journal-title":"Black Hat USA Conference Proceedings"},{"key":"e_1_3_2_70_2","unstructured":"Jim Turley. 2014. Introduction to Intel Architecture. Retrieved April 30 2020 from https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/ia-introduction-basics-paper.pdf."},{"key":"e_1_3_2_71_2","first-page":"991","volume-title":"Proceedings of the 27th USENIX Conference on Security Symposium","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Marina Minkin, Ofir Weisse, et\u00a0al. 2018. Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution. In Proceedings of the 27th USENIX Conference on Security Symposium. USENIX Association, 991\u20131008."},{"key":"e_1_3_2_72_2","volume-title":"Proceedings of the 41th IEEE Symposium on Security and Privacy","author":"Bulck Jo Van","year":"2020","unstructured":"Jo Van Bulck, Daniel Moghimi, Michael Schwarz, Moritz Lipp, Marina Minkin, Daniel Genkin, Yarom Yuval, Berk Sunar, Daniel Gruss, and Frank Piessens. 2020. LVI: Hijacking transient execution through microarchitectural load value injection. In Proceedings of the 41th IEEE Symposium on Security and Privacy."},{"key":"e_1_3_2_73_2","first-page":"937","volume-title":"Proceedings of the 27th USENIX Conference on Security Symposium","author":"Schaik Stephan Van","year":"2018","unstructured":"Stephan Van Schaik, Cristiano Giuffrida, Herbert Bos, et\u00a0al. 2018. Malicious management unit: Why stopping cache attacks in software is harder than you think. In Proceedings of the 27th USENIX Conference on Security Symposium. USENIX Association, 937\u2013954."},{"key":"e_1_3_2_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"e_1_3_2_75_2","volume-title":"Reverse Engineering Hardware Page Table Caches Using Side-Channel Attacks on the MMU","author":"Schaik Stephan van","year":"2017","unstructured":"Stephan van Schaik, Kaveh Razavi, Ben Gras, et\u00a0al. 2017. Reverse Engineering Hardware Page Table Caches Using Side-Channel Attacks on the MMU. Technical Report IR-CS-51. Vrije Universiteit Amsterdam. Retrieved from https:\/\/www.vusec.net\/download\/?t=papers\/revanc_ir-cs-77.pdf."},{"key":"e_1_3_2_76_2","first-page":"687","volume-title":"Proceedings of the 23rd USENIX Security Symposium","author":"Varadarajan Venkatanathan","year":"2014","unstructured":"Venkatanathan Varadarajan, Thomas Ristenpart, and Michael Swift. 2014. Scheduler-based Defenses against Cross-VM Side-channels. In Proceedings of the 23rd USENIX Security Symposium. USENIX Association, San Diego, CA, 687\u2013702. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/varadarajan."},{"key":"e_1_3_2_77_2","unstructured":"Wikipedia. 2020. Confused Deputy Problem. Retrieved May 27 2020 from https:\/\/en.wikipedia.org\/wiki\/Confused_deputy_problem."},{"key":"e_1_3_2_78_2","unstructured":"Wikipedia. 2020. IOMMU Hardware. Retrieved May 05 2020 from http:\/\/en.wikipedia.org\/wiki\/IOMMU."},{"key":"e_1_3_2_79_2","unstructured":"Rafal Wojtczuk and Joanna Rutkowska. 2009. Attacking SMM Memory via Intel CPU Cache Poisoning. Retrieved February 22 2017 from http:\/\/invisiblethingslab.com\/resources\/misc09\/smm_cache_fun.pdf."},{"key":"e_1_3_2_80_2","first-page":"159","volume-title":"Proceedings of the 21st USENIX Security Symposium","author":"Wu Zhenyu","year":"2012","unstructured":"Zhenyu Wu, Zhang Xu, and Haining Wang. 2012. Whispers in the hyper-space: High-speed covert channel attacks in the cloud. In Proceedings of the 21st USENIX Security Symposium. USENIX, Bellevue, WA, 159\u2013173. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/wu."},{"key":"e_1_3_2_81_2","unstructured":"Wenjie Xiong and Jakub Szefer. 2020. Survey of Transient Execution Attacks. arxiv:2005.13435. Retrieved from https:\/\/arxiv.org\/abs\/2005.13435."},{"key":"e_1_3_2_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_83_2","first-page":"719","volume-title":"Proceedings of the 23rd USENIX Security Symposium","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Security Symposium. USENIX Association, San Diego, CA, 719\u2013732. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom."},{"key":"e_1_3_2_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534962","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3534962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:54Z","timestamp":1750186974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534962"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,7]]},"references-count":83,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,7,31]]}},"alternative-id":["10.1145\/3534962"],"URL":"https:\/\/doi.org\/10.1145\/3534962","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,7]]},"assertion":[{"value":"2020-06-12","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-05-02","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}