{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T02:02:08Z","timestamp":1780365728907,"version":"3.54.1"},"reference-count":28,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2023,1,20]],"date-time":"2023-01-20T00:00:00Z","timestamp":1674172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2019YFB2204800"],"award-info":[{"award-number":["2019YFB2204800"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["U19A2074, 61874102, and 61931008"],"award-info":[{"award-number":["U19A2074, 61874102, and 61931008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"CAS Project for Young Scientists in Basic Research","award":["YSBR-029k"],"award-info":[{"award-number":["YSBR-029k"]}]},{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,1,31]]},"abstract":"<jats:p>Partially dynamic reconfiguration (PDR) technology can accelerate the reconfiguration process and overcome hardware resource constraints when facing the challenge of high performance with respect to applications and resources constraints on field-programmable gate arrays (FPGAs). On FPGAs with PDR technology, the available on-chip Block RAM (BRAM) resources may not satisfy the memory requirements for all data. If we reserve more BRAM resources, then the total area of the dynamically reconfigurable region (DRR) that is used for calculation will decrease, with a reduction in system performance. We propose a memory-aware optimization framework to search for the optimal solution considering partitioning, scheduling, and floorplanning, where we make a tradeoff between performance and on-chip memory resources utilization. We then propose methods for memory allocation: An ILP model and a heuristic algorithm are provided to determine the minimum memory requirements and the number of corresponding memory blocks for data, as well as to determine whether the memory block with its stored data is assigned on-chip or off-chip by formulating the problem into a 0-1 knapsack problem and solving it using dynamic programming. Experimental results show that the memory-aware optimization framework and methods of memory allocation can increase the amount of on-chip data access to 29.65% of the total data volume with guaranteed performance.<\/jats:p>","DOI":"10.1145\/3534968","type":"journal-article","created":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T08:54:31Z","timestamp":1653296071000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5939-7346","authenticated-orcid":false,"given":"Bo","family":"Ding","sequence":"first","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4256-5643","authenticated-orcid":false,"given":"Jinglei","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0375-9800","authenticated-orcid":false,"given":"Qi","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8810-3172","authenticated-orcid":false,"given":"Junpeng","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0341-3428","authenticated-orcid":false,"given":"Song","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China; Institute of Artifcial Intelligence, Hefei Comprehensive National Science Center, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5487-6855","authenticated-orcid":false,"given":"Yi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China; Institute of Artifcial Intelligence, Hefei Comprehensive National Science Center, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,1,20]]},"reference":[{"key":"e_1_3_1_2_2","article-title":"Reconfigurable hardware accelerators: Opportunities, trends, and challenges","author":"Wang Chao","year":"2017","unstructured":"Chao Wang, Wenqi Lou, Lei Gong, Lihui Jin, Luchao Tan, Yahui Hu, Xi Li, and Xuehai Zhou. 2017. Reconfigurable hardware accelerators: Opportunities, trends, and challenges. arXiv preprint arXiv:1712.04771 (2017).","journal-title":"arXiv preprint arXiv:1712.04771"},{"key":"e_1_3_1_3_2","article-title":"Reconfigurable Computing: The Theory and Practice of FPGA-based Computation","author":"Hauck S.","year":"2010","unstructured":"S. Hauck and A. Dehon. 2010. Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Morgan Kaufmann Publishers Inc.","journal-title":"Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_1_4_2","volume-title":"Proceedings of the Great Lakes Symposium on VLSI","author":"Xu X.","year":"2017","unstructured":"X. Xu, X. Qi, J. Huang, and C. Song. 2017. An integrated optimization framework for partitioning, scheduling and floorplanning on partially dynamically reconfigurable FPGAs. In Proceedings of the Great Lakes Symposium on VLSI."},{"key":"e_1_3_1_5_2","volume-title":"ACM\/SIGDA International Symposium on Field-programmable Gate Arrays","author":"Ma Y.","year":"2017","unstructured":"Y. Ma, Y. Cao, S. Vrudhula, and J. S. Seo. 2017. Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks. In ACM\/SIGDA International Symposium on Field-programmable Gate Arrays."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0292-0_42"},{"key":"e_1_3_1_7_2","article-title":"Computers and Intractability: A Guide to the Theory of NP-completeness","author":"Garey M. R.","year":"1983","unstructured":"M. R. Garey and D. S. Johnson. 1983. Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman.","journal-title":"W. H. Freeman"},{"key":"e_1_3_1_8_2","first-page":"252","volume-title":"Proceeding of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Liu N.","year":"2013","unstructured":"N. Liu, S. Chen, and T. Yoshimura. 2013. Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs. In Proceeding of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 252\u2013255."},{"key":"e_1_3_1_9_2","first-page":"252","article-title":"Floorplanning for partially-reconfigurable FPGAs via feasible placements detection","author":"Rabozzi M.","year":"2015","unstructured":"M. Rabozzi, A. Miele, and M. D. Santambrogio. 2015. Floorplanning for partially-reconfigurable FPGAs via feasible placements detection. IEEE (2015), 252\u2013255.","journal-title":"IEEE"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015739"},{"key":"e_1_3_1_12_2","volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201916)","author":"Purgato A.","year":"2016","unstructured":"A. Purgato, D. Tantillo, M. Rabozzi, D. Sciuto, and M. D. Santambrogio. 2016. Resource-efficient scheduling for partially-reconfigurable FPGA-based systems. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW\u201916)."},{"key":"e_1_3_1_13_2","first-page":"300","volume-title":"Proceeding of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201904)","author":"Yuh P. H.","year":"2004","unstructured":"P. H. Yuh, C. L. Yang, and Y. W. Chang, 2004. Temporal floorplanning using the T-tree formulation. In Proceeding of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201904). IEEE, 300\u2013305."},{"key":"e_1_3_1_14_2","volume-title":"Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201916)","author":"Deiana E. A.","year":"2016","unstructured":"E. A. Deiana, M. Rabozzi, R. CaTtaneo, and M. D. Santambrogio. 2016. A multiobjective reconfiguration-aware scheduler for FPGA-based heterogeneous architectures. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201916)."},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2883982"},{"key":"e_1_3_1_16_2","volume-title":"Proceedings of the International Conference on Computer Aided Design (ICCAD\u201919)","author":"Zhang X.","year":"2019","unstructured":"X. Zhang, J. Wang, Z. Chao, Y. Lin, and D. Chen. 2019. DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs. In Proceedings of the International Conference on Computer Aided Design (ICCAD\u201919)."},{"key":"e_1_3_1_17_2","volume-title":"Proceedings of the ACM\/SIGDA International Symposium","author":"Wei X.","year":"2019","unstructured":"X. Wei, Y. Liang, P. Zhang, C. H. Yu, and J. Cong. 2019. Overcoming data transfer bottlenecks in DNN accelerators via layer-conscious memory managment. In Proceedings of the ACM\/SIGDA International Symposium."},{"key":"e_1_3_1_18_2","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs","author":"Danne K.","year":"2004","unstructured":"K. Danne, 2004. Memory management to support multitasking on fpga based systems. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. Vol. 21."},{"key":"e_1_3_1_19_2","volume-title":"Proceedings of the ARCS\u2014Organic Pervasive Computing, Workshops","author":"Danne K.","year":"2004","unstructured":"K. Danne. 2004. Operating systems for FPGA based computers and their memory management. In Proceedings of the ARCS\u2014Organic Pervasive Computing, Workshops."},{"issue":"99","key":"e_1_3_1_20_2","first-page":"1","article-title":"A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA","author":"Yin S.","year":"2018","unstructured":"S. Yin, S. Tang, X. Lin, O. Peng, and S. Wei. 2018. A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA. IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst. PP, 99 (2018), 1\u20131.","journal-title":"IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst."},{"key":"e_1_3_1_21_2","volume-title":"Proceedings of the Workshop on Algorithms & Data Structures","author":"Epstein L.","year":"2007","unstructured":"L. Epstein and R. V. Stee. 2007. Improved results for a memory allocation problem. In Proceedings of the Workshop on Algorithms & Data Structures."},{"key":"e_1_3_1_22_2","volume-title":"Proceedings of the IEEE International Conference on Acoustics","author":"Park J.","year":"2016","unstructured":"J. Park and W. Sung. 2016. FPGA based implementation of deep neural networks using on-chip memory only. In Proceedings of the IEEE International Conference on Acoustics."},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1561\/1000000003"},{"key":"e_1_3_1_24_2","unstructured":"Xilinx. 2020. Vivado Design Suite User Guide: Partial Reconfiguration. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2020_2\/."},{"key":"e_1_3_1_25_2","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han Song","year":"2015","unstructured":"Song Han, Huizi Mao, and William J. Dally. 2015. Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding. arXiv preprint arXiv:1510.00149 (2015).","journal-title":"arXiv preprint arXiv:1510.00149"},{"issue":"5","key":"e_1_3_1_26_2","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/TCAD.2008.917968","article-title":"Fixed-outline floorplanning: Enumerating block positions and a new objective function for calculating area costs","volume":"27","author":"Chen Song","year":"2008","unstructured":"Song Chen and Takeshi Yoshimura. 2008. Fixed-outline floorplanning: Enumerating block positions and a new objective function for calculating area costs. IEEE Trans. Comput.-aid. Des. 27, 5 (2008), 858\u2013871.","journal-title":"IEEE Trans. Comput.-aid. Des."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.5555\/278241.278309"},{"key":"e_1_3_1_28_2","unstructured":"A. B. Kahng and I. L. Markov.2020. Vlsi Cad Bookshelf. Retrieved from http:\/\/vlsicad.eecs.umich.edu\/BK."},{"key":"e_1_3_1_29_2","unstructured":"I. Gurobi Optimization. 2015. Gurobi optimizer reference manual. Retrieved from http:\/\/www.gurobi.com."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534968","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3534968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:54Z","timestamp":1750186974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3534968"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,20]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,1,31]]}},"alternative-id":["10.1145\/3534968"],"URL":"https:\/\/doi.org\/10.1145\/3534968","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,20]]},"assertion":[{"value":"2021-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-01-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}