{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,7]],"date-time":"2025-10-07T08:44:05Z","timestamp":1759826645228,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,9]],"date-time":"2022-06-09T00:00:00Z","timestamp":1654732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,9]]},"DOI":"10.1145\/3535044.3535051","type":"proceedings-article","created":{"date-parts":[[2022,6,8]],"date-time":"2022-06-08T16:08:08Z","timestamp":1654704488000},"page":"51-58","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A single-source C++20 HLS flow for function evaluation on FPGA and beyond."],"prefix":"10.1145","author":[{"given":"Luc","family":"Forget","sequence":"first","affiliation":[{"name":"AMD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gauthier","family":"Harnisch","sequence":"additional","affiliation":[{"name":"AMD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronan","family":"Keryell","sequence":"additional","affiliation":[{"name":"AMD, United States"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florent","family":"de Dinechin","sequence":"additional","affiliation":[{"name":"CITI, INSA de Lyon, universit\u00e9 de Lyon, INRIA, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"26th Symposium on Computer Arithmetic (Kyoto). IEEE, 92\u201395","author":"Ankur","year":"2019","unstructured":"Ankur al, Silvia\u00a0 M Mueller , Bruce\u00a0 M Fleischer , Xiao Sun , Naigang Wang , Jungwook Choi , and Kailash Gopalakrishnan . 2019 . Dlfloat: A 16-b floating point format designed for deep learning training and inference . In 26th Symposium on Computer Arithmetic (Kyoto). IEEE, 92\u201395 . Ankur al, Silvia\u00a0M Mueller, Bruce\u00a0M Fleischer, Xiao Sun, Naigang Wang, Jungwook Choi, and Kailash Gopalakrishnan. 2019. Dlfloat: A 16-b floating point format designed for deep learning training and inference. In 26th Symposium on Computer Arithmetic (Kyoto). IEEE, 92\u201395."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3461699"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645544"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00022"},{"volume-title":"Sollya: An Environment for the Development of Numerical Codes. In Third International Congress on Mathematical Software (Kobe) (Lecture Notes in Computer Science, Vol.\u00a06327)","author":"Chevillard S.","key":"e_1_3_2_1_5_1","unstructured":"S. Chevillard , M. Jolde\u015f , and C. Lauter . 2010 . Sollya: An Environment for the Development of Numerical Codes. In Third International Congress on Mathematical Software (Kobe) (Lecture Notes in Computer Science, Vol.\u00a06327) , K.\u00a0Fukuda, J.\u00a0van\u00a0der Hoeven, M.\u00a0Joswig, and N.\u00a0Takayama (Eds.). Springer, Heidelberg, Germany, 28\u201331. https:\/\/doi.org\/10.1007\/978-3-642-15582-6_5 10.1007\/978-3-642-15582-6_5 S. Chevillard, M. Jolde\u015f, and C. Lauter. 2010. Sollya: An Environment for the Development of Numerical Codes. In Third International Congress on Mathematical Software (Kobe) (Lecture Notes in Computer Science, Vol.\u00a06327), K.\u00a0Fukuda, J.\u00a0van\u00a0der Hoeven, M.\u00a0Joswig, and N.\u00a0Takayama (Eds.). Springer, Heidelberg, Germany, 28\u201331. https:\/\/doi.org\/10.1007\/978-3-642-15582-6_5"},{"volume-title":"Advances in Neural Information Processing Systems. Curran Associates","author":"Darvish\u00a0Rouhani Bita","key":"e_1_3_2_1_6_1","unstructured":"Bita Darvish\u00a0Rouhani , Daniel Lo , Ritchie Zhao , Ming Liu , Jeremy Fowers , Kalin Ovtcharov , Anna Vinogradsky , Sarah Massengill , Lita Yang , Ray Bittner , Alessandro Forin , Haishan Zhu , Taesik Na , Prerak Patel , Shuai Che , Lok Chand\u00a0Koppaka , XIA SONG , Subhojit Som , Kaustav Das , Saurabh Tiwary , Steve Reinhardt , Sitaram Lanka , Eric Chung , and Doug Burger . 2020. Pushing the Limits of Narrow Precision Inferencing at Cloud Scale with Microsoft Floating Point . In Advances in Neural Information Processing Systems. Curran Associates , Inc ., 10271\u201310281. Bita Darvish\u00a0Rouhani, Daniel Lo, Ritchie Zhao, Ming Liu, Jeremy Fowers, Kalin Ovtcharov, Anna Vinogradsky, Sarah Massengill, Lita Yang, Ray Bittner, Alessandro Forin, Haishan Zhu, Taesik Na, Prerak Patel, Shuai Che, Lok Chand\u00a0Koppaka, XIA SONG, Subhojit Som, Kaustav Das, Saurabh Tiwary, Steve Reinhardt, Sitaram Lanka, Eric Chung, and Doug Burger. 2020. Pushing the Limits of Narrow Precision Inferencing at Cloud Scale with Microsoft Floating Point. In Advances in Neural Information Processing Systems. Curran Associates, Inc., 10271\u201310281."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465381"},{"volume-title":"Application-specific Systems, Architectures and Processors","author":"de Dinechin Florent","key":"e_1_3_2_1_8_1","unstructured":"Florent de Dinechin , Mioara Jolde\u015f , and Bogdan Pasca . 2010. Automatic generation of polynomial-based hardware architectures for function evaluation . In Application-specific Systems, Architectures and Processors . IEEE. Florent de Dinechin, Mioara Jolde\u015f, and Bogdan Pasca. 2010. Automatic generation of polynomial-based hardware architectures for function evaluation. In Application-specific Systems, Architectures and Processors. IEEE."},{"volume-title":"The electrical production of music","author":"Lockhart\u00a0Monteith Douglas Alan","key":"e_1_3_2_1_9_1","unstructured":"Alan Lockhart\u00a0Monteith Douglas . 1957. The electrical production of music . Philosophical Library , New York . Alan Lockhart\u00a0Monteith Douglas. 1957. The electrical production of music. Philosophical Library, New York."},{"key":"e_1_3_2_1_10_1","unstructured":"The Khronos\u00ae SYCL\u2122\u00a0Working Group. 2021. SYCL\u2122 2020 Specification. https:\/\/www.khronos.org\/sycl  The Khronos\u00ae SYCL\u2122\u00a0Working Group. 2021. SYCL\u2122 2020 Specification. https:\/\/www.khronos.org\/sycl"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378201"},{"key":"e_1_3_2_1_12_1","volume-title":"Leveraging the Bfloat16 Artificial Intelligence Datatype For Higher-Precision Computations. In 26th Symposium on Computer Arithmetic (Kyoto). IEEE, 97\u201398","author":"Henry Greg","year":"2019","unstructured":"Greg Henry , Ping Tak\u00a0Peter Tang , and Alexander Heinecke . 2019 . Leveraging the Bfloat16 Artificial Intelligence Datatype For Higher-Precision Computations. In 26th Symposium on Computer Arithmetic (Kyoto). IEEE, 97\u201398 . https:\/\/doi.org\/10.1109\/ARITH.2019.00019 10.1109\/ARITH.2019.00019 Greg Henry, Ping Tak\u00a0Peter Tang, and Alexander Heinecke. 2019. Leveraging the Bfloat16 Artificial Intelligence Datatype For Higher-Precision Computations. In 26th Symposium on Computer Arithmetic (Kyoto). IEEE, 97\u201398. https:\/\/doi.org\/10.1109\/ARITH.2019.00019"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2386232"},{"key":"#cr-split#-e_1_3_2_1_14_1.1","unstructured":"Jeff Johnson. 2018. Rethinking floating point for deep learning. https:\/\/doi.org\/10.48550\/ARXIV.1811.01721 10.48550\/ARXIV.1811.01721"},{"key":"#cr-split#-e_1_3_2_1_14_1.2","unstructured":"Jeff Johnson. 2018. Rethinking floating point for deep learning. https:\/\/doi.org\/10.48550\/ARXIV.1811.01721"},{"key":"e_1_3_2_1_15_1","volume-title":"MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In International Symposium on Code Generation and Optimization. IEEE, 2\u201314","author":"Lattner Chris","year":"2021","unstructured":"Chris Lattner , Mehdi Amini , Uday Bondhugula , Albert Cohen , Andy Davis , Jacques Pienaar , River Riddle , Tatiana Shpeisman , Nicolas Vasilache , and Oleksandr Zinenko . 2021 . MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In International Symposium on Code Generation and Optimization. IEEE, 2\u201314 . https:\/\/doi.org\/10.1109\/CGO51591.2021.9370308 10.1109\/CGO51591.2021.9370308 Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2021. MLIR: Scaling Compiler Infrastructure for Domain Specific Computation. In International Symposium on Code Generation and Optimization. IEEE, 2\u201314. https:\/\/doi.org\/10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_2_1_16_1","article-title":"Hierarchical Segmentation Schemes for Function Evaluation","volume":"17","author":"Lee U","year":"2009","unstructured":"Dong- U Lee , Peter Cheung , Wayne Luk , and John Villasenor . 2009 . Hierarchical Segmentation Schemes for Function Evaluation . IEEE Transactions on VLSI Systems 17 , 1 (2009). Dong-U Lee, Peter Cheung, Wayne Luk, and John Villasenor. 2009. Hierarchical Segmentation Schemes for Function Evaluation. IEEE Transactions on VLSI Systems 17, 1 (2009).","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"e_1_3_2_1_17_1","unstructured":"LLVM 2022. The LLVM Compiler Infrastructure. http:\/\/llvm.org  LLVM 2022. The LLVM Compiler Infrastructure. http:\/\/llvm.org"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2985971"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052173"},{"volume-title":"A general-purpose method for faithfully rounded floating-point function approximation in FPGAs. In 22d Symposium on Computer Arithmetic","author":"Thomas B.","key":"e_1_3_2_1_21_1","unstructured":"David\u00a0 B. Thomas . 2015. A general-purpose method for faithfully rounded floating-point function approximation in FPGAs. In 22d Symposium on Computer Arithmetic . IEEE. David\u00a0B. Thomas. 2015. A general-purpose method for faithfully rounded floating-point function approximation in FPGAs. In 22d Symposium on Computer Arithmetic. IEEE."},{"key":"e_1_3_2_1_22_1","volume-title":"Templatised Soft Floating-Point for High-Level Synthesis. In 27th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 227\u2013235","author":"Thomas B.","year":"2019","unstructured":"David\u00a0 B. Thomas . 2019 . Templatised Soft Floating-Point for High-Level Synthesis. In 27th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 227\u2013235 . https:\/\/doi.org\/10.1109\/FCCM.2019.00038 10.1109\/FCCM.2019.00038 David\u00a0B. Thomas. 2019. Templatised Soft Floating-Point for High-Level Synthesis. In 27th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 227\u2013235. https:\/\/doi.org\/10.1109\/FCCM.2019.00038"},{"key":"e_1_3_2_1_23_1","unstructured":"AMD 2022. SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang\/LLVM. AMD. https:\/\/github.com\/triSYCL\/sycl  AMD 2022. SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang\/LLVM. AMD. https:\/\/github.com\/triSYCL\/sycl"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3377403"},{"key":"e_1_3_2_1_25_1","volume-title":"Evaluating the Hardware Cost of the Posit Number System. In 29th International Conference on Field Programmable Logic and Applications. IEEE. https:\/\/doi.org\/10","author":"Uguen Yohann","year":"2019","unstructured":"Yohann Uguen , Luc Forget , and Florent de Dinechin . 2019 . Evaluating the Hardware Cost of the Posit Number System. In 29th International Conference on Field Programmable Logic and Applications. IEEE. https:\/\/doi.org\/10 .1109\/fpl.2019.00026 10.1109\/fpl.2019.00026 Yohann Uguen, Luc Forget, and Florent de Dinechin. 2019. Evaluating the Hardware Cost of the Posit Number System. In 29th International Conference on Field Programmable Logic and Applications. IEEE. https:\/\/doi.org\/10.1109\/fpl.2019.00026"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"}],"event":{"name":"HEART2022: International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART2022","location":"Tsukuba Japan"},"container-title":["International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3535044.3535051","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3535044.3535051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:57Z","timestamp":1750188657000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3535044.3535051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,9]]},"references-count":26,"alternative-id":["10.1145\/3535044.3535051","10.1145\/3535044"],"URL":"https:\/\/doi.org\/10.1145\/3535044.3535051","relation":{},"subject":[],"published":{"date-parts":[[2022,6,9]]},"assertion":[{"value":"2022-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}