{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:45Z","timestamp":1750220265115,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":5,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,9]],"date-time":"2022-06-09T00:00:00Z","timestamp":1654732800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,9]]},"DOI":"10.1145\/3535044.3535057","type":"proceedings-article","created":{"date-parts":[[2022,6,8]],"date-time":"2022-06-08T16:08:08Z","timestamp":1654704488000},"page":"90-91","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["FPGA-Dedicated Network vs. Server Network for Pipelined Computing with Multiple FPGAs"],"prefix":"10.1145","author":[{"given":"Tomohiro","family":"Ueno","sequence":"first","affiliation":[{"name":"Processor Research Team, Center for computational Science (R-CCS), Riken, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takaaki","family":"Miyajima","sequence":"additional","affiliation":[{"name":"The Department of Computer Science, School of Science and Technology, Meiji University, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"Processor Research Team, Center for computational Science (R-CCS), Riken, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,6,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337808"},{"volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.)","author":"Mondigo Antoniette","key":"e_1_3_2_1_2_1","unstructured":"Antoniette Mondigo , Tomohiro Ueno , Kentaro Sano , and Hiroyuki Takizawa . 2020. Comparison of Direct and Indirect Networks for High-Performance FPGA Clusters . In Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.) . Springer International Publishing , Cham , 314\u2013329. Antoniette Mondigo, Tomohiro Ueno, Kentaro Sano, and Hiroyuki Takizawa. 2020. Comparison of Direct and Indirect Networks for High-Performance FPGA Clusters. In Applied Reconfigurable Computing. Architectures, Tools, and Applications, Fernando Rinc\u00f3n, Jes\u00fas Barba, Hayden K.\u00a0H. So, Pedro Diniz, and Juli\u00e1n Caba (Eds.). Springer International Publishing, Cham, 314\u2013329."},{"key":"e_1_3_2_1_3_1","first-page":"5","article-title":"Efficient Custom Computing of Fully-Streamed Lattice Boltzmann Method on Tightly-Coupled FPGA Cluster","volume":"41","author":"Sano Kentaro","year":"2014","unstructured":"Kentaro Sano , Yoshiaki Kono , Hayato Suzuki , Ryotaro Chiba , Ryo Ito , Tomohiro Ueno , Kyo Koizumi , and Satoru Yamamoto . 2014 . Efficient Custom Computing of Fully-Streamed Lattice Boltzmann Method on Tightly-Coupled FPGA Cluster . SIGARCH Comput. Archit. News 41 , 5 (jun 2014), 47\u201352. https:\/\/doi.org\/10.1145\/2641361.2641369 10.1145\/2641361.2641369 Kentaro Sano, Yoshiaki Kono, Hayato Suzuki, Ryotaro Chiba, Ryo Ito, Tomohiro Ueno, Kyo Koizumi, and Satoru Yamamoto. 2014. Efficient Custom Computing of Fully-Streamed Lattice Boltzmann Method on Tightly-Coupled FPGA Cluster. SIGARCH Comput. Archit. News 41, 5 (jun 2014), 47\u201352. https:\/\/doi.org\/10.1145\/2641361.2641369","journal-title":"SIGARCH Comput. Archit. News"},{"key":"#cr-split#-e_1_3_2_1_4_1.1","doi-asserted-by":"crossref","unstructured":"Tomohiro Ueno Atsushi Koshiba and Kentaro Sano. 2021. Virtual Circuit-Switching Network with Flexible Topology for High-Performance FPGA Cluster. In 2021 IEEE 32nd International Conference on Application-specific Systems Architectures and Processors (ASAP). 41-48. https:\/\/doi.org\/10.1109\/ASAP52443.2021.00013 10.1109\/ASAP52443.2021.00013","DOI":"10.1109\/ASAP52443.2021.00013"},{"key":"#cr-split#-e_1_3_2_1_4_1.2","doi-asserted-by":"crossref","unstructured":"Tomohiro Ueno Atsushi Koshiba and Kentaro Sano. 2021. Virtual Circuit-Switching Network with Flexible Topology for High-Performance FPGA Cluster. In 2021 IEEE 32nd International Conference on Application-specific Systems Architectures and Processors (ASAP). 41-48. https:\/\/doi.org\/10.1109\/ASAP52443.2021.00013","DOI":"10.1109\/ASAP52443.2021.00013"}],"event":{"name":"HEART2022: International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","acronym":"HEART2022","location":"Tsukuba Japan"},"container-title":["International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3535044.3535057","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3535044.3535057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:57Z","timestamp":1750188657000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3535044.3535057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,9]]},"references-count":5,"alternative-id":["10.1145\/3535044.3535057","10.1145\/3535044"],"URL":"https:\/\/doi.org\/10.1145\/3535044.3535057","relation":{},"subject":[],"published":{"date-parts":[[2022,6,9]]},"assertion":[{"value":"2022-06-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}