{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:16Z","timestamp":1750220176041,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,2,12]],"date-time":"2023-02-12T00:00:00Z","timestamp":1676160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,2,12]]},"DOI":"10.1145\/3543622.3573184","type":"proceedings-article","created":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T23:15:13Z","timestamp":1676070913000},"page":"197-207","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CSAIL2019 Crypto-Puzzle Solver Architecture"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3339-7705","authenticated-orcid":false,"given":"Sergey","family":"Gribok","sequence":"first","affiliation":[{"name":"Intel Corporation, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5454-4375","authenticated-orcid":false,"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[{"name":"Intel Corporation, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8206-2077","authenticated-orcid":false,"given":"Martin","family":"Langhammer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Marlow, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,2,12]]},"reference":[{"volume-title":"CSAIL2019 Time Capsule Crypto-Puzzle,\" https:\/\/people.csail.mit.edu\/rivest\/pubs\/Riv19f.new-puzzle.txt, accessed: 2022-08--15","key":"e_1_3_2_1_1_1","unstructured":"\"Description of the CSAIL2019 Time Capsule Crypto-Puzzle,\" https:\/\/people.csail.mit.edu\/rivest\/pubs\/Riv19f.new-puzzle.txt, accessed: 2022-08--15."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Description of the LCS35 Time Capsule Crypto-Puzzle \" http:\/\/people.csail.mit.edu\/rivest\/pubs\/Riv99b.lcs35-puzzle-description.txt accessed: 2022-08--15."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Programmers Solve MITs 20-year-old Cryptographic Puzzle \" https:\/\/www.csail.mit.edu\/news\/programmers-solve-mits-20-yearold-cryptographic-puzzle accessed: 2022-09--14."},{"key":"e_1_3_2_1_4_1","unstructured":"https:\/\/www.supranational.net\/ accessed: 2022-09--14."},{"key":"e_1_3_2_1_5_1","unstructured":"\"VDF Alliance FPGA competition \" https:\/\/supranational.atlassian.net\/wiki\/spaces\/VA\/pages\/36569208\/FPGACompetition accessed: 2021- 06--14."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2966755"},{"key":"e_1_3_2_1_7_1","unstructured":"\"Amazon EC2 F1 instances \" https:\/\/aws.amazon.com\/ec2\/instancetypes\/ f1\/ accessed: 2022-09--14."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Virtex UltraScale product tables \" https:\/\/www.xilinx.com\/products\/ silicon-devices\/fpga\/virtex-ultrascale-plus.html accessed: 2022-09--14."},{"key":"e_1_3_2_1_9_1","unstructured":"\"UltraScale Architecture DSP Slice \" https:\/\/docs.xilinx.com\/v\/u\/en- US\/ug579-ultrascale-dsp 2021-08--30."},{"key":"e_1_3_2_1_10_1","unstructured":"\"VDF Alliance FPGA competition round 1 results and announcements \" https:\/\/www.vdfalliance.org\/news\/fpga-competition-round-1- results 2019--10--31."},{"key":"e_1_3_2_1_11_1","unstructured":"\"Pearson round 2 \" https:\/\/github.com\/supranational\/vdf-fpga-round2- results\/tree\/master\/eric_pearson_2 accessed: 2022-09--14."},{"key":"e_1_3_2_1_12_1","unstructured":"https:\/\/blog.janestreet.com\/really_low_latency_multipliers_and_ cryptographic_puzzles 2020-06--22."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1985-0777282-X"},{"key":"e_1_3_2_1_14_1","first-page":"443","volume-title":"Modular exponentiation via the explicit Chinese Remainder Theorem","author":"Bernstein D. J.","year":"2007","unstructured":"D. J. Bernstein, Jonathan, and P. Sorenson, \"Modular exponentiation via the explicit Chinese Remainder Theorem,\" pp. 443--454, 2007."},{"key":"e_1_3_2_1_15_1","first-page":"311","volume-title":"Berlin","author":"Barrett P.","year":"1987","unstructured":"P. Barrett, \"Implementing the Rivest Shamir and Adleman public key encryption algorithm on a standard Digital Signal Processor,\" in Advances in Cryptology - CRYPTO' 86, A. M. Odlyzko, Ed. Berlin, Heidelberg: Springer Berlin Heidelberg, 1987, pp. 311--323."},{"key":"e_1_3_2_1_16_1","first-page":"293","article-title":"Multiplication of multidigit numbers on automata","volume":"145","author":"Karatsuba A.","year":"1962","unstructured":"A. Karatsuba and Y. Ofman, \"Multiplication of multidigit numbers on automata,\" USSR Academy of Sciences, vol. 145, pp. 293--294, 1962.","journal-title":"USSR Academy of Sciences"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam"},{"key":"e_1_3_2_1_18_1","unstructured":"https:\/\/github.com\/supranational\/vdf-fpga-round3-results\/tree\/ master\/papers 2020-01--30."},{"key":"e_1_3_2_1_19_1","first-page":"173","volume-title":"High-throughput FPGA implementation of 256-bit Montgomery modular multiplier,\" in 2010 Second International Workshop on Education Technology and Computer Science","author":"Gong Y.","year":"2010","unstructured":"Y. Gong and S. Li, \"High-throughput FPGA implementation of 256-bit Montgomery modular multiplier,\" in 2010 Second International Workshop on Education Technology and Computer Science, vol. 3, March 2010, pp. 173--176."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2015.0055"},{"key":"e_1_3_2_1_21_1","first-page":"73","volume-title":"July 2019","author":"Ozcan E.","unstructured":"E. Ozcan and S. S. Erdem, \"A high performance full-word Barrett multiplier designed for FPGAs with DSP resources,\" in 2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), July 2019, pp. 73--76."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439306"},{"key":"e_1_3_2_1_23_1","volume-title":"Large multipliers with fewer DSP blocks,\" in International Conference on Field Programmable Logic and Applications","author":"de Dinechin F.","year":"2009","unstructured":"F. de Dinechin and B. Pasca, \"Large multipliers with fewer DSP blocks,\" in International Conference on Field Programmable Logic and Applications. IEEE, aug 2009."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2018.8464809"},{"key":"e_1_3_2_1_25_1","first-page":"38","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Vitali E.","year":"2021","unstructured":"E. Vitali, D. Gadioli, F. Ferrandi, and G. Palermo, \"Parametric throughput oriented large integer multipliers for high level synthesis,\" in 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021, pp. 38--41."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439299"},{"key":"e_1_3_2_1_27_1","unstructured":"Intel Stratix\u00ae10 GX\/SX Device Overview 2018 https:\/\/www.intel.com\/ content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix- 10\/s10-overview.pdf."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_2_1_29_1","unstructured":"?UltraFast design methodology guide for Xilinx FPGAs and SoCs \" https:\/\/docs.xilinx.com\/r\/2021.2-English\/ug949-vivado-designmethodology\/ Super-Logic-Region-SLR 2021--11--19."},{"key":"e_1_3_2_1_30_1","volume-title":"?Low-latency modular exponentiation for FPGAs,\" IEEE 30th Annual International Symposium on Field- Programmable Custom Computing Machines","author":"Langhammer M.","year":"2022","unstructured":"M. Langhammer, S. Gribok, and B. Pasca, ?Low-latency modular exponentiation for FPGAs,\" IEEE 30th Annual International Symposium on Field- Programmable Custom Computing Machines, 2022."},{"key":"e_1_3_2_1_31_1","unstructured":"Intel Agilex Variable Precision DSP Blocks User Guide 2019 https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/ pdfs\/literature\/hb\/agilex\/ug-ag-dsp.pdf."},{"key":"e_1_3_2_1_32_1","volume-title":"https:\/\/www.intel.com\/content\/dam\/support\/us\/en\/programmable\/ support-resources\/bulk-container\/pdfs\/literature\/hb\/stratix- 10\/archives\/ug-s10-dsp-18--1.pdf","author":"Variable 0","year":"2018","unstructured":"Intel\u00ae Stratix\u00ae 10 Variable Precision DSP Blocks User Guide, https:\/\/www.intel.com\/content\/dam\/support\/us\/en\/programmable\/ support-resources\/bulk-container\/pdfs\/literature\/hb\/stratix- 10\/archives\/ug-s10-dsp-18--1.pdf, 2018, 2018-09--24."},{"key":"e_1_3_2_1_33_1","unstructured":"\"The On-Line Encyclopedia of Integer Sequences: sequence A141305 \" https:\/\/oeis.org\/A141305 accessed: 2022-08--16."},{"key":"e_1_3_2_1_34_1","volume-title":"Personal communication -","author":"Rivest R.","year":"2022","unstructured":"R. Rivest, Personal communication - April 2022."},{"key":"e_1_3_2_1_35_1","volume-title":"https:\/\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language=English&CategoryNo=142& No=1262","author":"Development Kit FPGA","year":"2022","unstructured":"Intel\u00ae Agilex?F-Series FPGA Development Kit, https:\/\/www.terasic.com.tw\/cgi-bin\/page\/archive.pl?Language=English&CategoryNo=142& No=1262, 2022, accessed: 2022-09--14."},{"volume-title":"https:\/\/www.intel.com\/content\/www\/us\/en\/support\/programmable\/support-resources\/power\/powpowerplay.html","year":"2022","key":"e_1_3_2_1_36_1","unstructured":"Intel\u00ae Agilex? Power Analyser, https:\/\/www.intel.com\/content\/www\/us\/en\/support\/programmable\/support-resources\/power\/powpowerplay.html, 2022, accessed: 2022-09--14."},{"volume-title":"https:\/\/docs.xilinx.com\/r\/en-US\/ ug440","year":"2022","key":"e_1_3_2_1_37_1","unstructured":"Xilinx Power Estimator User Guide, https:\/\/docs.xilinx.com\/r\/en-US\/ ug440, 2022-04-06."},{"key":"e_1_3_2_1_38_1","unstructured":"R. Rivest personal communication - May 2022."},{"key":"e_1_3_2_1_39_1","unstructured":"Intel Agilex F-Series FPGA and SoC Product Table 2019 https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/intel-agilex-f-series-product-table.pdf."}],"event":{"name":"FPGA '23: The 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey CA USA","acronym":"FPGA '23"},"container-title":["Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3543622.3573184","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3543622.3573184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:48Z","timestamp":1750186848000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3543622.3573184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,12]]},"references-count":39,"alternative-id":["10.1145\/3543622.3573184","10.1145\/3543622"],"URL":"https:\/\/doi.org\/10.1145\/3543622.3573184","relation":{},"subject":[],"published":{"date-parts":[[2023,2,12]]},"assertion":[{"value":"2023-02-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}