{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:48:15Z","timestamp":1773247695705,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,2,12]],"date-time":"2023-02-12T00:00:00Z","timestamp":1676160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA0320300"],"award-info":[{"award-number":["XDA0320300"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key R&D Program of China","award":["2022YFB4500400"],"award-info":[{"award-number":["2022YFB4500400"]}]},{"name":"Institute of Computing Technology, CAS","award":["E261100"],"award-info":[{"award-number":["E261100"]}]},{"name":"Natural Science Foundation of China","award":["62090020, 6209002"],"award-info":[{"award-number":["62090020, 6209002"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,2,12]]},"DOI":"10.1145\/3543622.3573187","type":"proceedings-article","created":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T23:15:13Z","timestamp":1676070913000},"page":"209-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["ENCORE: Efficient Architecture Verification Framework with FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8461-0820","authenticated-orcid":false,"given":"Kan","family":"Shi","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3185-3463","authenticated-orcid":false,"given":"Shuoxiang","family":"Xu","sequence":"additional","affiliation":[{"name":"ShanghaiTech University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4146-1666","authenticated-orcid":false,"given":"Yuhan","family":"Diao","sequence":"additional","affiliation":[{"name":"Imperial College London, London, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5370-4464","authenticated-orcid":false,"given":"David","family":"Boland","sequence":"additional","affiliation":[{"name":"The University of Sydney, Sydney, Australia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2023,2,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372491"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"Sameh Attia and Vaughn Betz. 2020. StateReveal: Enabling Checkpointing of FPGA Designs with Buried State. 206--214. https:\/\/doi.org\/10.1109\/ICFPT51103.2020.00036","DOI":"10.1109\/ICFPT51103.2020.00036"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3133828"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. Int. Conf. on VLSI.","author":"Banerjee S.","unstructured":"S. Banerjee and T. Gupta. 2012. Efficient online RTL debugging methodology for logic emulation systems. In Proc. Int. Conf. on VLSI."},{"key":"e_1_3_2_1_8_1","volume-title":"FREENIX Track","volume":"41","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator. In USENIX annual technical conference, FREENIX Track, Vol. 41. California, USA, 10--5555."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293894"},{"key":"e_1_3_2_1_10_1","volume-title":"GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors. (01","author":"Bruschi Nazareno","year":"2022","unstructured":"Nazareno Bruschi, Germain Haugou, Giuseppe Tagliavini, Francesco Conti, Luca Benini, and Davide Rossi. 2022. GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors. (01 2022)."},{"key":"e_1_3_2_1_11_1","volume-title":"Formal verification: An essential toolkit for modern VLSI design","author":"Achutha Kiran Kumar Erik M V","unstructured":"M V Achutha Kiran Kumar Erik Seligman, Tom Schubert. 2015. Formal verification: An essential toolkit for modern VLSI design. Elsevier."},{"key":"e_1_3_2_1_12_1","volume-title":"Towards Developing High Performance RISC-V Processors Using Agile Methodology. In IEEE\/ACM International Symposium on Microarchitecture. 667--678","author":"Yinan Xu","year":"2022","unstructured":"Yinan Xu et.al. 2022. Towards Developing High Performance RISC-V Processors Using Agile Methodology. In IEEE\/ACM International Symposium on Microarchitecture. 667--678."},{"key":"e_1_3_2_1_13_1","volume-title":"Retrieved","year":"2020","unstructured":"Fidus. 2020. Sidewinder Simply Faster. Retrieved September 23, 2022 from https:\/\/fidus.com\/products\/sidewinder\/"},{"key":"e_1_3_2_1_14_1","volume-title":"Exploring coremark a benchmark maximizing simplicity and efficacy","author":"Gal-On Shay","year":"2012","unstructured":"Shay Gal-On and Markus Levy. 2012. Exploring coremark a benchmark maximizing simplicity and efficacy. The Embedded Microprocessor Benchmark Consortium (2012)."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2020. Intel Quartus Prime Pro Edition User Guide: Debug Tools. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf."},{"key":"e_1_3_2_1_16_1","unstructured":"RISC-V International. 2021. Spike a RISC-V ISA Simulator. https:\/\/github.com\/riscv-software-src\/riscv-isa-sim."},{"key":"e_1_3_2_1_17_1","volume-title":"Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 667--678","author":"Kabylkas Nursultan","year":"2021","unstructured":"Nursultan Kabylkas, Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, and Jose Renau. 2021. Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation. In 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 667--678."},{"key":"e_1_3_2_1_18_1","volume-title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 29--42","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 29--42."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"M. Khan Richard Pittman and Alessandro Forin. 2010. gNOSIS: A Board-Level Debugging and Verification Tool. 43--48. https:\/\/doi.org\/10.1109\/ReConFig.2010.71","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"Dirk Koch Christian Haubelt and J\u00fcrgen Teich. 2007. Efficient hardware checkpointing: Concepts overhead analysis and implementation. 188--196. https:\/\/doi.org\/10.1145\/1216919.1216950","DOI":"10.1145\/1216919.1216950"},{"key":"e_1_3_2_1_22_1","unstructured":"Daniel Noronha Ruizhe Zhao Jeff Goeders Wayne Luk and Steven Wilton. 2019. On-chip FPGA Debug Instrumentation for Machine Learning Applications. 110--115."},{"key":"e_1_3_2_1_23_1","unstructured":"Online. 2021. Benchmarks for CPU correctness and performance testing. https:\/\/github.com\/NJU-ProjectN\/am-kernels\/tree\/master\/benchmarks\/microbench."},{"key":"e_1_3_2_1_24_1","volume-title":"NEMU: Fast Interpreter for Performance Evaluation. https:\/\/github.com\/NJU-ProjectN\/nemu.","year":"2021","unstructured":"Online. 2021. NEMU: Fast Interpreter for Performance Evaluation. https:\/\/github.com\/NJU-ProjectN\/nemu."},{"key":"e_1_3_2_1_25_1","unstructured":"Online. 2021. Unit tests for RISC-V processors. https:\/\/github.com\/riscv-software-src\/riscv-tests."},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. Int. Conf. on Field Programmable Logic and Applications. 518 -- 523","author":"Patterson Cameron","year":"2011","unstructured":"Cameron Patterson and Stephen Craven. 2011. Improved abstractions and turn around time for FPGA design validation and debug. In Proc. Int. Conf. on Field Programmable Logic and Applications. 518 -- 523."},{"key":"e_1_3_2_1_27_1","volume-title":"Verilator: Open-source SystemVerilog simulator and lint system. https:\/\/github.com\/verilator\/verilator.","author":"Snyder Wilson","year":"2021","unstructured":"Wilson Snyder. 2021. Verilator: Open-source SystemVerilog simulator and lint system. https:\/\/github.com\/verilator\/verilator."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_29_1","unstructured":"UCAS. 2021. The NutShell RISC-V processor. https:\/\/github.com\/OSCPU\/NutShell."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_2_1_31_1","unstructured":"Xilinx. 2012. Chipscope Pro Software and Cores: User Guide. (2012)."},{"key":"e_1_3_2_1_32_1","unstructured":"Xilinx. 2015. Configuration Readback Capture in UltraScale FPGAs. (2015)."},{"key":"e_1_3_2_1_33_1","unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf."}],"event":{"name":"FPGA '23: The 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3543622.3573187","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3543622.3573187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:48Z","timestamp":1750186848000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3543622.3573187"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,12]]},"references-count":33,"alternative-id":["10.1145\/3543622.3573187","10.1145\/3543622"],"URL":"https:\/\/doi.org\/10.1145\/3543622.3573187","relation":{},"subject":[],"published":{"date-parts":[[2023,2,12]]},"assertion":[{"value":"2023-02-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}