{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T01:00:31Z","timestamp":1775696431778,"version":"3.50.1"},"reference-count":208,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2022,10,25]],"date-time":"2022-10-25T00:00:00Z","timestamp":1666656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Union\u2019s Horizon 2020 research and innovation programme","award":["780215"],"award-info":[{"award-number":["780215"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2022,10,31]]},"abstract":"<jats:p>Faster and cheaper computers have been constantly demanding technological and architectural improvements. However, current technology is suffering from three technology walls: leakage wall, reliability wall, and cost wall. Meanwhile, existing architecture performance is also saturating due to three well-known architecture walls: memory wall, power wall, and instruction-level parallelism (ILP) wall. Hence, a lot of novel technologies and architectures have been introduced and developed intensively. Our previous work has presented a comprehensive classification and broad overview of memory-centric computer architectures. In this article, we aim to discuss the most important classes of memory-centric architectures thoroughly and evaluate their advantages and disadvantages. Moreover, for each class, the article provides a comprehensive survey on memory-centric architectures available in the literature.<\/jats:p>","DOI":"10.1145\/3544974","type":"journal-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T12:34:58Z","timestamp":1656506098000},"page":"1-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["A Survey on Memory-centric Computer Architectures"],"prefix":"10.1145","volume":"18","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5909-4927","authenticated-orcid":false,"given":"Anteneh","family":"Gebregiorgis","sequence":"first","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4618-7371","authenticated-orcid":false,"given":"Hoang Anh","family":"Du Nguyen","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8764-7779","authenticated-orcid":false,"given":"Jintao","family":"Yu","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1590-0365","authenticated-orcid":false,"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9911-4846","authenticated-orcid":false,"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Inter-university Micro-Electronics Center (IMEC), Leuven, Belgium"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8961-0387","authenticated-orcid":false,"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2022,10,25]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"481","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917)","author":"Aga Shaizeen","year":"2017","unstructured":"Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, and Reetuparna Das. 2017. Compute caches. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201917). IEEE, 481\u2013492."},{"key":"e_1_3_1_3_2","first-page":"105","volume-title":"42nd Annual International Symposium on Computer Architecture","author":"Ahn Junwhan","year":"2015","unstructured":"Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. A scalable processing-in-memory accelerator for parallel graph processing. In 42nd Annual International Symposium on Computer Architecture. 105\u2013117."},{"key":"e_1_3_1_4_2","first-page":"336","volume-title":"International Symposium on Computer Architecture (ISCA\u201915)","author":"Ahn Junwhan","year":"2015","unstructured":"Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled instructions: A low-overhead, locality-aware processing-in-memory architecture. In International Symposium on Computer Architecture (ISCA\u201915). 336\u2013348."},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.14257\/ijgdc.2016.9.4.05"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0093"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"issue":"1","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/JPROC.2018.2882603","article-title":"The N3XT approach to energy-efficient abundant-data computing","volume":"107","author":"Aly Mohamed M. Sabry","year":"2018","unstructured":"Mohamed M. Sabry Aly, Tony F. Wu, Andrew Bartolo, Yash H. Malviya, William Hwang, Gage Hills, Igor Markov, Mary Wootters, Max M. Shulaker, H.-S. Philip Wong, et\u00a0al. 2018. The N3XT approach to energy-efficient abundant-data computing. Proc. IEEE 107, 1 (2018), 19\u201348.","journal-title":"Proc. IEEE"},{"key":"e_1_3_1_11_2","volume-title":"24th International Workshop on Logic & Synthesis (IWLS\u201915)","author":"Amar\u00fa Luca","year":"2015","unstructured":"Luca Amar\u00fa, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2015. The EPFL combinational benchmark suite. In 24th International Workshop on Logic & Synthesis (IWLS\u201915)."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2780105"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/702694"},{"key":"e_1_3_1_14_2","first-page":"79","volume-title":"IEEE International Symposium on Workload Characterization","author":"Becchi Michela","year":"2008","unstructured":"Michela Becchi, Mark Franklin, and Patrick Crowley. 2008. A workload for evaluating deep packet inspection architectures. In IEEE International Symposium on Workload Characterization. IEEE, 79\u201389."},{"key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/1882486.1882495","volume-title":"5th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems","author":"Becchi Michela","year":"2009","unstructured":"Michela Becchi, Charlie Wiseman, and Patrick Crowley. 2009. Evaluating regular expression matching engines on network and general purpose processors. In 5th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems. ACM, 30\u201339."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/ac6d04"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2017.07.007"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_1_21_2","first-page":"1","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE\u201914)","author":"Bishnoi Rajendra","year":"2014","unstructured":"Rajendra Bishnoi, Mojtaba Ebrahimi, Fabian Oboril, and Mehdi B. Tahoori. 2014. Asynchronous asymmetrical write termination (AAWT) for a low power STT-MRAM. In Design, Automation & Test in Europe Conference & Exhibition (DATE\u201914). IEEE, 1\u20136."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2496363"},{"key":"e_1_3_1_24_2","first-page":"1","volume-title":"VLSI Test Symposium (VTS\u201920)","author":"Bishnoi Rajendra","year":"2020","unstructured":"Rajendra Bishnoi, Lizhou Wu, Moritz Fieback, Christopher M\u00fcnch, Sarath Mohanachandran Nair, Mehdi Tahoori, Ying Wang, Huawei Li, and Said Hamdioui. 2020. Special session-Emerging memristor based memory and CIM architecture: Test, repair and yield analysis. In VLSI Test Symposium (VTS\u201920). IEEE, 1\u201310."},{"key":"e_1_3_1_25_2","first-page":"450","volume-title":"International Workshop on Cryptographic Hardware and Embedded Systems","author":"Bogdanov Andrey","year":"2007","unstructured":"Andrey Bogdanov, Lars R. Knudsen, Gregor Leander, Christof Paar, Axel Poschmann, Matthew J. B. Robshaw, Yannick Seurin, and Charlotte Vikkelsoe. 2007. PRESENT: An ultra-lightweight block cipher. In International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 450\u2013466."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054910"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675468"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_1_31_2","doi-asserted-by":"crossref","first-page":"629","DOI":"10.1145\/3307650.3322266","volume-title":"46th International Symposium on Computer Architecture","author":"Boroumand Amirali","year":"2019","unstructured":"Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Rachata Ausavarungnirun, Kevin Hsieh, Nastaran Hajinazar, Krishna T. Malladi, Hongzhong Zheng, et\u00a0al. 2019. CoNDA: Efficient cache coherence support for near-data accelerators. In 46th International Symposium on Computer Architecture. 629\u2013642."},{"issue":"9","key":"e_1_3_1_32_2","first-page":"1704","article-title":"A micro-electro-mechanical memory based on the structural phase transition of VO2","volume":"210","author":"Cabrera Rafmag","year":"2013","unstructured":"Rafmag Cabrera, Emmanuelle Merced, and Nelson Sep\u00falveda. 2013. A micro-electro-mechanical memory based on the structural phase transition of VO2. Phys. Stat. Solid. (a) 210, 9 (2013), 1704\u20131711.","journal-title":"Phys. Stat. Solid. (a)"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2829919"},{"key":"e_1_3_1_35_2","first-page":"355","volume-title":"ACM SIGMOD Record","author":"Chan Chee-Yong","year":"1998","unstructured":"Chee-Yong Chan and Yannis E. Ioannidis. 1998. Bitmap index design and evaluation. In ACM SIGMOD Record, Vol. 27. ACM, 355\u2013366."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"e_1_3_1_37_2","first-page":"44","volume-title":"IEEE International Symposium on Workload Characterization","author":"Che Shuai","year":"2009","unstructured":"Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang-Ha Lee, and Kevin Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In IEEE International Symposium on Workload Characterization. IEEE, 44\u201354."},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_3_1_39_2","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/MICRO.2014.58","volume-title":"47th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Chen Yunji","year":"2014","unstructured":"Yunji Chen, Tao Luo, Shaoli Liu, Shijin Zhang, Liqiang He, Jia Wang, Ling Li, Tianshi Chen, Zhiwei Xu, Ninghui Sun, et\u00a0al. 2014. DaDianNao: A machine-learning supercomputer. In 47th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 609\u2013622."},{"key":"e_1_3_1_40_2","first-page":"27","volume-title":"ACM SIGARCH Computer Architecture News","author":"Chi Ping","year":"2016","unstructured":"Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In ACM SIGARCH Computer Architecture News, Vol. 44. IEEE Press, 27\u201339."},{"key":"e_1_3_1_41_2","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/MICRO.2010.36","volume-title":"43rd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Chung Eric S.","year":"2010","unstructured":"Eric S. Chung, Peter A. Milder, James C. Hoe, and Ken Mai. 2010. Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs? In 43rd Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 225\u2013236."},{"key":"e_1_3_1_42_2","unstructured":"LAPACK Contributors. 2013. DAXPY subroutine Linear Algebra Package LAPACK 3.5.0. (2013). Retrieved from http:\/\/www.netlib.org\/lapack#_lapack_version_3_5_0."},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.5555\/2821589"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1038\/nphys2566"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458443"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"e_1_3_1_48_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4939-1"},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_1_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2017.7929872"},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203479"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2690571"},{"key":"e_1_3_1_53_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20060352"},{"key":"e_1_3_1_54_2","article-title":"Neural cache: Bit-serial in-cache acceleration of deep neural networks","author":"Eckert Charles","year":"2018","unstructured":"Charles Eckert, Xiaowei Wang, Jingcheng Wang, Arun Subramaniyan, Ravi Iyer, Dennis Sylvester, David Blaauw, and Reetuparna Das. 2018. Neural cache: Bit-serial in-cache acceleration of deep neural networks. arXiv preprint arXiv:1805.03718 (2018).","journal-title":"arXiv preprint arXiv:1805.03718"},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591879"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2333735"},{"key":"e_1_3_1_58_2","unstructured":"P. Ferragina and G. Navarro. 2005. Pizza and Chili repository. Retrieved from http:\/\/pizzachili.dcc.uchile.cl\/texts.html."},{"key":"e_1_3_1_59_2","volume-title":"IEEE European Test Symposium (ETS\u201920)","author":"Fieback Moritz","year":"2020","unstructured":"Moritz Fieback et\u00a0al. 2020. Testing scouting logic-based computation-in-memory architectures. In IEEE European Test Symposium (ETS\u201920)."},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/3510851"},{"key":"e_1_3_1_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211117"},{"key":"e_1_3_1_62_2","first-page":"20","article-title":"Intel AVX: New frontiers in performance improvements and energy efficiency","volume":"19","author":"Firasta Nadeem","year":"2008","unstructured":"Nadeem Firasta, Mark Buxton, Paula Jinbo, Kaveh Nasri, and Shihjong Kuo. 2008. Intel AVX: New frontiers in performance improvements and energy efficiency. Intel White Pap. 19 (2008), 20.","journal-title":"Intel White Pap."},{"key":"e_1_3_1_63_2","first-page":"1","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919)","author":"Fuchs Adi","year":"2019","unstructured":"Adi Fuchs and David Wentzlaff. 2019. The accelerator wall: Limits of chip specialization. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919). IEEE, 1\u201314."},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_3_1_65_2","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1145\/3307650.3322257","volume-title":"46th International Symposium on Computer Architecture","author":"Fujiki Daichi","year":"2019","unstructured":"Daichi Fujiki, Scott Mahlke, and Reetuparna Das. 2019. Duality cache for data parallel acceleration. In 46th International Symposium on Computer Architecture. 397\u2013410."},{"key":"e_1_3_1_66_2","first-page":"427","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE\u201916)","author":"Gaillardon Pierre-Emmanuel","year":"2016","unstructured":"Pierre-Emmanuel Gaillardon, Luca Amar, Anne Siemon, Eike Linn, Rainer Waser, Anupam Chattopadhyay, and Giovanni De Micheli. 2016. The programmable logic-in-memory (PLiM) computer. In Design, Automation & Test in Europe Conference & Exhibition (DATE\u201916). IEEE, 427\u2013432."},{"key":"e_1_3_1_67_2","first-page":"100","volume-title":"52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Gao Fei","year":"2019","unstructured":"Fei Gao, Georgios Tziantzioulis, and David Wentzlaff. 2019. ComputeDRAM: In-memory compute using off-the-shelf DRAMs. In 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 100\u2013113."},{"key":"e_1_3_1_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818691"},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341989"},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.01"},{"issue":"4","key":"e_1_3_1_71_2","first-page":"314","article-title":"State of the art for string analysis and pattern search using CPU and GPU based programming","volume":"3","author":"G\u00f3ngora-Bland\u00f3n Mario","year":"2012","unstructured":"Mario G\u00f3ngora-Bland\u00f3n and Miguel Vargas-Lombardo. 2012. State of the art for string analysis and pattern search using CPU and GPU based programming. J. Inf. Secur. 3, 4 (2012), 314.","journal-title":"J. Inf. Secur."},{"key":"e_1_3_1_72_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature05462"},{"key":"e_1_3_1_73_2","first-page":"1","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Haj-Ali Ameer","year":"2018","unstructured":"Ameer Haj-Ali, Rotem Ben-Hur, Nimrod Wald, and Shahar Kvatinsky. 2018. Efficient algorithms for in-memory fixed point multiplication using MAGIC. In IEEE International Symposium on Circuits and Systems (ISCAS\u201918). IEEE, 1\u20135."},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/16.59913"},{"key":"e_1_3_1_75_2","unstructured":"Said Hamdioui Koenraad Laurent Maria Bertels and Mottaqiallah Taouil. 2017. Computing device for \u201cbig data\u201d applications using memristors. (Nov. 21 2017). US Patent 9 824 753."},{"key":"e_1_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"e_1_3_1_77_2","first-page":"1718","volume-title":"Design, Automation & Test in Europe Conference & Exhibition","author":"Hamdioui Said","year":"2015","unstructured":"Said Hamdioui, Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Koen Bertels, Henk Corporaal, Hailong Jiao, Francky Catthoor, Dirk Wouters, Linn Eike, et\u00a0al. 2015. Memristor based computation-in-memory architecture for data-intensive applications. In Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 1718\u20131725."},{"key":"e_1_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568411"},{"key":"e_1_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_1_81_2","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy John L.","year":"2011","unstructured":"John L. Hennessy and David A. Patterson. 2011. Computer Architecture: A Quantitative Approach. Elsevier."},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380100608"},{"key":"e_1_3_1_83_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"e_1_3_1_84_2","first-page":"1","volume-title":"IEEE International Conference on the Science of Electrical Engineering (ICSE\u201916)","author":"Hur Rotem Ben","year":"2016","unstructured":"Rotem Ben Hur and Shahar Kvatinsky. 2016. Memristive memory processing unit (MPU) controller for in-memory processing. In IEEE International Conference on the Science of Electrical Engineering (ICSE\u201916). IEEE, 1\u20135."},{"key":"e_1_3_1_85_2","first-page":"225","volume-title":"IEEE\/ACM International Conference on Computer-aided Design (ICCAD\u201917)","author":"Hur Rotem Ben","year":"2017","unstructured":"Rotem Ben Hur, Nimrod Wald, Nishil Talati, and Shahar Kvatinsky. 2017. SIMPLE MAGIC: Synthesis and in-memory mapping of logic execution for memristor-aided logic. In IEEE\/ACM International Conference on Computer-aided Design (ICCAD\u201917). IEEE, 225\u2013232."},{"key":"e_1_3_1_86_2","volume-title":"Advanced Computer Architecture, 3e","author":"Hwang Kai","year":"2016","unstructured":"Kai Hwang and Naresh Jotwani. 2016. Advanced Computer Architecture, 3e. McGraw-Hill Education."},{"key":"e_1_3_1_87_2","doi-asserted-by":"publisher","DOI":"10.1186\/s13640-015-0059-4"},{"key":"e_1_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"e_1_3_1_89_2","unstructured":"Intel. 2018. 6th Generation Intel Core Processor Family Datasheet. Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/core\/desktop-6th-gen-core-family-datasheet-vol-1.html."},{"key":"e_1_3_1_90_2","unstructured":"IRDS. 2020. International roadmap for devices and systems. IRDS."},{"key":"e_1_3_1_91_2","unstructured":"ITRS. 2010. ITRS ERD report. Retrieved from http:\/\/www.itrs.net."},{"key":"e_1_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.1109\/6.755442"},{"key":"e_1_3_1_93_2","article-title":"Computing in memory with spin-transfer torque magnetic RAM","author":"Jain Shubham","year":"2017","unstructured":"Shubham Jain, Ashish Ranjan, Kaushik Roy, and Anand Raghunathan. 2017. Computing in memory with spin-transfer torque magnetic RAM. arXiv preprint arXiv:1703.02118 (2017).","journal-title":"arXiv preprint arXiv:1703.02118"},{"key":"e_1_3_1_94_2","first-page":"145","volume-title":"International Symposium on Physical Design","author":"James Michael","year":"2020","unstructured":"Michael James, Marvin Tom, Patrick Groeneveld, and Vladimir Kibardin. 2020. ISPD 2020 physical mapping of neural networks on a wafer-scale deep learning accelerator. In International Symposium on Physical Design. 145\u2013149."},{"key":"e_1_3_1_95_2","first-page":"87","volume-title":"Symposium on VLSI Technology (VLSIT\u201912)","author":"Jeddeloh Joe","year":"2012","unstructured":"Joe Jeddeloh and Brent Keeth. 2012. Hybrid memory cube new DRAM architecture increases density and performance. In Symposium on VLSI Technology (VLSIT\u201912). IEEE, 87\u201388."},{"key":"e_1_3_1_96_2","first-page":"166","volume-title":"5th Annual Symposium on Computer Architecture","author":"Jino Mario","year":"1978","unstructured":"Mario Jino and Jane W. S. Liu. 1978. Intelligent magnetic bubble memories. In 5th Annual Symposium on Computer Architecture. 166\u2013174."},{"key":"e_1_3_1_97_2","doi-asserted-by":"publisher","DOI":"10.5555\/102832"},{"key":"e_1_3_1_98_2","first-page":"1","volume-title":"IEEE International Memory Workshop (IMW\u201917)","author":"Jun Hongshin","year":"2017","unstructured":"Hongshin Jun, Jinhee Cho, Kangseol Lee, Ho-Young Son, Kwiwook Kim, Hanho Jin, and Keith Kim. 2017. HBM (high bandwidth memory) DRAM technology and architecture. In IEEE International Memory Workshop (IMW\u201917). IEEE, 1\u20134."},{"key":"e_1_3_1_99_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"e_1_3_1_101_2","first-page":"23","volume-title":"11th International Symposium on System Synthesis","author":"Keitel-Schulz Doris","year":"1998","unstructured":"Doris Keitel-Schulz and Norbert Wehn. 1998. Issues in embedded DRAM development and applications. In 11th International Symposium on System Synthesis. IEEE Computer Society, 23\u201331."},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.922799"},{"key":"e_1_3_1_103_2","doi-asserted-by":"crossref","unstructured":"J. S. Kim J. G\u00f3mez-Luna and O. Mutlu. Processing-in-memory: A workload-driven perspective. IBM Journal of Research and Development 63 6 (2019) 1\u201320.","DOI":"10.1147\/JRD.2019.2934048"},{"issue":"2","key":"e_1_3_1_104_2","first-page":"23","article-title":"GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies","volume":"19","author":"Kim Jeremie S.","year":"2018","unstructured":"Jeremie S. Kim, Damla Senol Cali, Hongyi Xin, Donghyuk Lee, Saugata Ghose, Mohammed Alser, Hasan Hassan, Oguz Ergin, Can Alkan, and Onur Mutlu. 2018. GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies. BMC Genom. 19, 2 (2018), 23\u201340.","journal-title":"BMC Genom."},{"key":"e_1_3_1_105_2","first-page":"2497","volume-title":"IEEE International Symposium of Circuits and Systems (ISCAS\u201911)","author":"Kim Kyosun","year":"2011","unstructured":"Kyosun Kim, Sangho Shin, and Sung-Mo Kang. 2011. Stateful logic pipeline architecture. In IEEE International Symposium of Circuits and Systems (ISCAS\u201911). IEEE, 2497\u20132500."},{"key":"e_1_3_1_106_2","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_1_107_2","first-page":"1097","volume-title":"Conference on Advances in Neural Information Processing Systems","author":"Krizhevsky Alex","year":"2012","unstructured":"Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet classification with deep convolutional neural networks. In Conference on Advances in Neural Information Processing Systems. 1097\u20131105."},{"key":"e_1_3_1_108_2","article-title":"Scale MLPerf-0.6 models on Google TPU-v3 Pods","author":"Kumar Sameer","year":"2019","unstructured":"Sameer Kumar, Victor Bitorff, Dehao Chen, Chiachen Chou, Blake Hechtman, HyoukJoong Lee, Naveen Kumar, Peter Mattson, Shibo Wang, Tao Wang, et\u00a0al. 2019. Scale MLPerf-0.6 models on Google TPU-v3 Pods. arXiv preprint arXiv:1909.09756 (2019).","journal-title":"arXiv preprint arXiv:1909.09756"},{"key":"e_1_3_1_109_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_1_110_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_1_111_2","unstructured":"MIT Lincoln Laboratory. DARPA Intrusion Detection Data Sets. (n.d.)."},{"key":"e_1_3_1_112_2","first-page":"318","volume-title":"IEEE International Solid-State Circuits Conference (ISSCC\u201916)","author":"Lee Jong Chern","year":"2016","unstructured":"Jong Chern Lee, Jihwan Kim, Kyung Whan Kim, Young Jun Ku, Dae Suk Kim, Chunseok Jeong, Tae Sik Yun, Hongjung Kim, Ho Sung Cho, Yeon Ok Kim, et\u00a0al. 2016. 18.3 A 1.2 V 64Gb 8-channel 256GB\/s HBM DRAM with peripheral-base-die architecture and small-swing technique on heavy load interface. In IEEE International Solid-State Circuits Conference (ISSCC\u201916). IEEE, 318\u2013319."},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_27"},{"key":"e_1_3_1_114_2","unstructured":"Friedrich Leisch and Evgenia Dimitriadou. 2010. Machine learning benchmark problems. R Package mlbench 2 1 (2010). https:\/\/cran.microsoft.com\/snapshot\/2015-02-06\/web\/packages\/mlbench\/mlbench.pdf."},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1667615"},{"key":"e_1_3_1_116_2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1541943"},{"key":"e_1_3_1_117_2","first-page":"288","volume-title":"50th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Li Shuangchen","year":"2017","unstructured":"Shuangchen Li, Dimin Niu, Krishna T. Malladi, Hongzhong Zheng, Bob Brennan, and Yuan Xie. 2017. DRISA: A DRAM-based reconfigurable in-situ accelerator. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 288\u2013301."},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_1_119_2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"e_1_3_1_120_2","first-page":"453","volume-title":"ACM SIGARCH Computer Architecture News","author":"Loh Gabriel H.","year":"2008","unstructured":"Gabriel H. Loh. 2008. 3D-stacked memory architectures for multi-core processors. In ACM SIGARCH Computer Architecture News, Vol. 36. IEEE Computer Society, 453\u2013464."},{"key":"e_1_3_1_121_2","first-page":"1","volume-title":"IEEE Hot Chips Symposium (HCS\u201915)","author":"Macri Joe","year":"2015","unstructured":"Joe Macri. 2015. AMD\u2019s next generation GPU and high bandwidth memory architecture: FURY. In IEEE Hot Chips Symposium (HCS\u201915). IEEE, 1\u201326."},{"key":"e_1_3_1_122_2","article-title":"A new era in embedded flash memory","author":"Maislos Ariel","year":"2011","unstructured":"Ariel Maislos et\u00a0al. 2011. A new era in embedded flash memory. In Flash Memory Summit.","journal-title":"Flash Memory Summit"},{"key":"e_1_3_1_123_2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"e_1_3_1_124_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41567-018-0101-4"},{"key":"e_1_3_1_125_2","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_3_1_126_2","doi-asserted-by":"publisher","DOI":"10.1145\/3451212"},{"key":"e_1_3_1_127_2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365202"},{"key":"e_1_3_1_128_2","unstructured":"Micron. 2018. Hybrid Memory Cube - HMC Gen2.0. Retrieved from http:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/hmc\/gen2\/hmc_gen2.pdf."},{"key":"e_1_3_1_129_2","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"e_1_3_1_130_2","first-page":"1","volume-title":"24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201914)","author":"Morad Amir","year":"2014","unstructured":"Amir Morad, Leonid Yavits, and Ran Ginosar. 2014. Efficient dense and sparse matrix multiplication on GP-SIMD. In 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS\u201914). IEEE, 1\u20138."},{"key":"e_1_3_1_131_2","doi-asserted-by":"publisher","DOI":"10.1145\/2686875"},{"key":"e_1_3_1_132_2","doi-asserted-by":"publisher","DOI":"10.1145\/2845084"},{"key":"e_1_3_1_133_2","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288745"},{"key":"e_1_3_1_134_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045339"},{"key":"e_1_3_1_135_2","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/IMW.2013.6582088","volume-title":"5th IEEE International Memory Workshop (IMW\u201913)","author":"Mutlu Onur","year":"2013","unstructured":"Onur Mutlu. 2013. Memory scaling: A systems architecture perspective. In 5th IEEE International Memory Workshop (IMW\u201913). IEEE, 21\u201325."},{"key":"e_1_3_1_136_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"e_1_3_1_137_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.053631140"},{"key":"e_1_3_1_138_2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_1_139_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760861"},{"key":"e_1_3_1_140_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"},{"key":"e_1_3_1_141_2","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"e_1_3_1_142_2","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"e_1_3_1_143_2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010377"},{"key":"e_1_3_1_144_2","volume-title":"5th International Symposium on Highly-efficient Accelerators and Reconfigurable Technologies","author":"Noyes H.","year":"2014","unstructured":"H. Noyes et\u00a0al. 2014. Micron\u2019s automata processor architecture: Reconfigurable and massively parallel automata processing. In 5th International Symposium on Highly-efficient Accelerators and Reconfigurable Technologies."},{"key":"e_1_3_1_145_2","unstructured":"NVIDIA. 2012. Tesla K20X GPU Accelerator Board Specification. Board Specification (2012). https:\/\/www.nvidia.com\/content\/PDF\/kepler\/tesla-k20-active-bd-06499-001-v03.pdf."},{"key":"e_1_3_1_146_2","unstructured":"NVIDIA. 2014. GeForce GTX 745. Retrieved from http:\/\/www.geforce.com\/hardware\/desktop-gpus\/geforce-gtx-745-oem\/specifications."},{"key":"e_1_3_1_147_2","unstructured":"NVIDIA. 2016. TITAN X Pascal. Retrieved from https:\/\/www.nvidia.com\/en-us\/geforce\/products\/10series\/titan-x-pascal\/."},{"key":"e_1_3_1_148_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"e_1_3_1_149_2","unstructured":"OpenCV. 2020. OpenCV library. Retrieved from https:\/\/docs.opencv.org\/master\/."},{"key":"e_1_3_1_150_2","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279387"},{"key":"e_1_3_1_151_2","first-page":"1542","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Pala D.","year":"2015","unstructured":"D. Pala, Giovanni Causapruno, Marco Vacca, Fabrizio Riente, Giovanna Turvani, Mariagrazia Graziano, and Maurizio Zamboni. 2015. Logic-in-memory architecture made real. In IEEE International Symposium on Circuits and Systems (ISCAS\u201915). IEEE, 1542\u20131545."},{"key":"e_1_3_1_152_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_1_153_2","volume-title":"Berkeley EECS Annual Research Symposium (BEARS\u201906)","author":"Patterson David A.","year":"2006","unstructured":"David A. Patterson. 2006. Future of computer architecture. In Berkeley EECS Annual Research Symposium (BEARS\u201906)."},{"key":"e_1_3_1_154_2","first-page":"1","volume-title":"IEEE Hot Chips Symposium (HCS\u201911)","author":"Pawlowski J. Thomas","year":"2011","unstructured":"J. Thomas Pawlowski. 2011. Hybrid memory cube (HMC). In IEEE Hot Chips Symposium (HCS\u201911). IEEE, 1\u201324."},{"key":"e_1_3_1_155_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"e_1_3_1_156_2","doi-asserted-by":"publisher","DOI":"10.1021\/nl025584c"},{"key":"e_1_3_1_157_2","first-page":"88","volume-title":"53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201920)","author":"Ramanathan Akshay Krishna","year":"2020","unstructured":"Akshay Krishna Ramanathan, Gurpreet S. Kalsi, Srivatsa Srinivasa, Tarun Makesh Chandran, Kamlesh R. Pillai, Om J. Omer, Vijaykrishnan Narayanan, and Sreenivas Subramoney. 2020. Look-up table based energy efficient processing in cache support for neural network acceleration. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201920). IEEE, 88\u2013101."},{"key":"e_1_3_1_158_2","volume-title":"Algorithmic Techniques for the Micron Automata Processor","author":"Roy Indranil","year":"2015","unstructured":"Indranil Roy. 2015. Algorithmic Techniques for the Micron Automata Processor. Ph.D. Dissertation. Georgia Institute of Technology."},{"key":"e_1_3_1_159_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"e_1_3_1_160_2","first-page":"1","volume-title":"13th Non-Volatile Memory Technology Symposium (NVMTS\u201913)","author":"Sandhu Gurtej S.","year":"2013","unstructured":"Gurtej S. Sandhu. 2013. Emerging memories technology landscape. In 13th Non-Volatile Memory Technology Symposium (NVMTS\u201913). IEEE, 1\u20135."},{"key":"e_1_3_1_161_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903592"},{"key":"e_1_3_1_162_2","doi-asserted-by":"publisher","DOI":"10.1145\/3321693"},{"key":"e_1_3_1_163_2","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1145\/2540708.2540725","volume-title":"46th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Seshadri Vivek","year":"2013","unstructured":"Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, et\u00a0al. 2013. RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization. In 46th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 185\u2013197."},{"key":"e_1_3_1_164_2","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/3123939.3124544","volume-title":"50th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Seshadri Vivek","year":"2017","unstructured":"Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. 2017. Ambit: In-memory accelerator for bulk bitwise operations using commodity DRAM technology. In 50th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 273\u2013287."},{"key":"e_1_3_1_165_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_1_166_2","article-title":"On the classification of computer architecture","volume":"14","author":"Shaout Adnan","year":"2003","unstructured":"Adnan Shaout and Taisir Eldos. 2003. On the classification of computer architecture. Int. J. Sci. Technol. 14 (2003).","journal-title":"Int. J. Sci. Technol."},{"key":"e_1_3_1_167_2","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0771"},{"key":"e_1_3_1_168_2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"e_1_3_1_169_2","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan Karen","year":"2014","unstructured":"Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014).","journal-title":"arXiv preprint arXiv:1409.1556"},{"key":"e_1_3_1_170_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774571"},{"key":"e_1_3_1_171_2","first-page":"1","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS\u201921)","author":"Singh Abhairaj","year":"2021","unstructured":"Abhairaj Singh, Sumit Diware, Anteneh Gebregiorgis, Rajendra Bishnoi, Francky Catthoor, Rajiv V. Joshi, and Said Hamdioui. 2021. Low-power memristor-based computing for edge-ai applications. In IEEE International Symposium on Circuits and Systems (ISCAS\u201921). 1\u20135."},{"key":"e_1_3_1_172_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3061214"},{"key":"e_1_3_1_173_2","article-title":"CIM-based robust logic accelerator using 28 nm STT-MRAM characterization chip tape-out","author":"Singh Abhairaj","year":"2022","unstructured":"Abhairaj Singh, Mahdi Zahedi, Taha Shahroodi, Mohit Gupta, Anteneh Gebregiorgis, Manu Komalan, Rajiv Joshi, Francky Catthoor, Rajendra Bishnoi, and Said Hamdioui. 2022. CIM-based robust logic accelerator using 28 nm STT-MRAM characterization chip tape-out. In International Conference on Artificial Intelligence Circuits and Systems (AICAS\u201922).","journal-title":"International Conference on Artificial Intelligence Circuits and Systems (AICAS\u201922)"},{"key":"e_1_3_1_174_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102868"},{"key":"e_1_3_1_175_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"e_1_3_1_176_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"e_1_3_1_177_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"e_1_3_1_178_2","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-59904-951-9.ch091"},{"key":"e_1_3_1_179_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_1_180_2","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","volume":"127","author":"Stratton John A.","year":"2012","unstructured":"John A. Stratton, Christopher Rodrigues, I.-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen-Mei W. Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Cent. Reliab. High-Perform. Comput. 127 (2012).","journal-title":"Cent. Reliab. High-Perform. Comput."},{"issue":"11","key":"e_1_3_1_181_2","first-page":"957","article-title":"Magnetic bubble memory architectures for supporting associative searching of relational databases","volume":"100","author":"Su Stanley Y. W.","year":"1980","unstructured":"Stanley Y. W. Su et\u00a0al. 1980. Magnetic bubble memory architectures for supporting associative searching of relational databases. IEEE Trans. Comput. 100, 11 (1980), 957\u2013970.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_1_182_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_1_183_2","doi-asserted-by":"publisher","DOI":"10.1145\/2007477.1952698"},{"key":"e_1_3_1_184_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.220"},{"key":"e_1_3_1_185_2","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1988.44632"},{"key":"e_1_3_1_186_2","first-page":"392","volume-title":"ACM SIGARCH Computer Architecture News","author":"Tullsen Dean M.","year":"1995","unstructured":"Dean M. Tullsen, Susan J. Eggers, and Henry M. Levy. 1995. Simultaneous multithreading: Maximizing on-chip parallelism. In ACM SIGARCH Computer Architecture News, Vol. 23. ACM, 392\u2013403."},{"key":"e_1_3_1_187_2","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_1_188_2","first-page":"216","volume-title":"IEEE International Symposium on Workload Characterization (IISWC\u201911)","author":"Vasiliadis Giorgos","year":"2011","unstructured":"Giorgos Vasiliadis, Michalis Polychronakis, and Sotiris Ioannidis. 2011. Parallelization and characterization of pattern matching using GPUs. In IEEE International Symposium on Workload Characterization (IISWC\u201911). IEEE, 216\u2013225."},{"key":"e_1_3_1_189_2","first-page":"55","volume-title":"IEEE International Symposium on Workload Characterization","author":"Venkata Sravanthi Kota","year":"2009","unstructured":"Sravanthi Kota Venkata, Ikkjin Ahn, Donghwan Jeon, Anshuman Gupta, Christopher Louie, Saturnino Garcia, Serge Belongie, and Michael Bedford Taylor. 2009. SD-VBS: The San Diego Vision Benchmark Suite. In IEEE International Symposium on Workload Characterization. IEEE, 55\u201364."},{"key":"e_1_3_1_190_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.73"},{"key":"e_1_3_1_191_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2388587"},{"key":"e_1_3_1_192_2","first-page":"1","volume-title":"IEEE International Symposium on Workload Characterization (IISWC\u201916)","author":"Wadden Jack","year":"2016","unstructured":"Jack Wadden, Vinh Dang, Nathan Brunelle, Tommy Tracy II, Deyuan Guo, Elaheh Sadredini, Ke Wang, Chunkun Bo, Gabriel Robins, Mircea Stan, et\u00a0al. 2016. ANMLzoo: A benchmark suite for exploring bottlenecks in automata processing engines and architectures. In IEEE International Symposium on Workload Characterization (IISWC\u201916). IEEE, 1\u201312."},{"key":"e_1_3_1_193_2","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"e_1_3_1_194_2","doi-asserted-by":"publisher","DOI":"10.1145\/2579671"},{"key":"e_1_3_1_195_2","first-page":"81","volume-title":"IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919)","author":"Wang Xiaowei","year":"2019","unstructured":"Xiaowei Wang, Jiecao Yu, Charles Augustine, Ravi Iyer, and Reetuparna Das. 2019. Bit prudent in-cache acceleration of deep convolutional neural networks. In IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919). IEEE, 81\u201393."},{"key":"e_1_3_1_196_2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744896"},{"key":"e_1_3_1_197_2","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2012.6652"},{"key":"e_1_3_1_198_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763068"},{"key":"e_1_3_1_199_2","first-page":"369","volume-title":"International Conference on ICECE Technology","author":"Wong Stephan","year":"2008","unstructured":"Stephan Wong, Thijs Van As, and Geoffrey Brown. 2008. \\( \\rho \\) -VEX: A reconfigurable and extensible softcore VLIW processor. In International Conference on ICECE Technology. IEEE, 369\u2013372."},{"key":"e_1_3_1_200_2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/16\/1\/077"},{"key":"e_1_3_1_201_2","first-page":"124","volume-title":"IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201915)","author":"Xie Lei","year":"2015","unstructured":"Lei Xie, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui, and Koen Bertels. 2015. Interconnect networks for memristor crossbar. In IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201915). IEEE, 124\u2013129."},{"key":"e_1_3_1_202_2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2016.7483889"},{"key":"e_1_3_1_203_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"e_1_3_1_204_2","first-page":"335","volume-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917)","author":"Xie Lei","year":"2017","unstructured":"Lei Xie, Hoang Anh Du Nguyen, Jintao Yu, Ali Kaichouhi, Mottaqiallah Taouil, Mohammad AlFailakawi, and Said Hamdioui. 2017. Scouting logic: A novel memristor-based logic design for resistive computing. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201917). IEEE, 335\u2013340."},{"key":"e_1_3_1_205_2","first-page":"1","volume-title":"15th Non-Volatile Memory Technology Symposium (NVMTS\u201915)","author":"Yao Peng","year":"2015","unstructured":"Peng Yao, Huaqiang Wu, Bin Gao, Guo Zhang, and He Qian. 2015. The effect of variation on neuromorphic network based on 1T1R memristor array. In 15th Non-Volatile Memory Technology Symposium (NVMTS\u201915). IEEE, 1\u20133."},{"key":"e_1_3_1_206_2","doi-asserted-by":"crossref","unstructured":"Leonid Yavits Shahar Kvatinsky Amir Morad and Ran Ginosar. 2015. Resistive associative processor. IEEE Computer Architecture Letters 14 2 (2014) 148\u2013151.","DOI":"10.1109\/LCA.2014.2374597"},{"key":"e_1_3_1_207_2","first-page":"1718","volume-title":"Design, Automation & Test in Europe Conference & Exhibition","author":"Yu Jintao","year":"2018","unstructured":"Jintao Yu, Hoang Anh Du Nguyen, Mottaqiallah Taouil, and Said Hamdioui. 2018. Memristor devices for computation-in-memory. In Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 1718\u20131725."},{"key":"e_1_3_1_208_2","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"e_1_3_1_209_2","first-page":"129","volume-title":"ACM SIGPLAN Notices","author":"Zu Yuan","year":"2012","unstructured":"Yuan Zu, Ming Yang, Zhonghu Xu, Lin Wang, Xin Tian, Kunyang Peng, and Qunfeng Dong. 2012. GPU-based NFA implementation for memory efficient high speed regular expression matching. In ACM SIGPLAN Notices, Vol. 47. ACM, 129\u2013140."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3544974","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3544974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:01Z","timestamp":1750186801000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3544974"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,25]]},"references-count":208,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,10,31]]}},"alternative-id":["10.1145\/3544974"],"URL":"https:\/\/doi.org\/10.1145\/3544974","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,10,25]]},"assertion":[{"value":"2020-07-23","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}