{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:43:38Z","timestamp":1772045018779,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,26]],"date-time":"2022-10-26T00:00:00Z","timestamp":1666742400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["EXC 2092 CASA - 390781972 and 440059533"],"award-info":[{"award-number":["EXC 2092 CASA - 390781972 and 440059533"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,26]]},"DOI":"10.1145\/3545948.3545987","type":"proceedings-article","created":{"date-parts":[[2022,10,17]],"date-time":"2022-10-17T11:21:49Z","timestamp":1666005709000},"page":"72-85","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Write Me and I\u2019ll Tell You Secrets \u2013 Write-After-Write Effects On Intel CPUs"],"prefix":"10.1145","author":[{"given":"Jan Philipp","family":"Thoma","sequence":"first","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany"}]},{"given":"Tim","family":"G\u00fcneysu","sequence":"additional","affiliation":[{"name":"Horst G\u00f6rtz Institute for IT-Security, Ruhr University Bochum, Germany and Deutsches Forschungszentrum f\u00fcr K\u00fcnstliche Intelligenz GmbH, Germany"}]}],"member":"320","published-online":{"date-parts":[[2022,10,26]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"64","article-title":"AMD64 ArchitectureProgrammer\u2019s Manual Volume 2: System Programming","volume":"1","author":"AMD.","year":"2021","unstructured":"AMD. 2021 . AMD64 ArchitectureProgrammer\u2019s Manual Volume 2: System Programming . AMD Documentation 1 , 64 (2021), 64 . AMD. 2021. AMD64 ArchitectureProgrammer\u2019s Manual Volume 2: System Programming. AMD Documentation 1, 64 (2021), 64.","journal-title":"AMD Documentation"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"e_1_3_2_1_4_1","volume-title":"CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2020","author":"Bourgeat Thomas","year":"2020","unstructured":"Thomas Bourgeat , Jules Drean , Yuheng Yang , Lillian Tsai , Joel\u00a0 S. Emer , and Mengjia Yan . 2020 . CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2020 , Athens, Greece , October 17-21, 2020. IEEE, 1110\u20131123. https:\/\/doi.org\/10.1109\/MICRO50266.2020.00092 10.1109\/MICRO50266.2020.00092 Thomas Bourgeat, Jules Drean, Yuheng Yang, Lillian Tsai, Joel\u00a0S. Emer, and Mengjia Yan. 2020. CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2020, Athens, Greece, October 17-21, 2020. IEEE, 1110\u20131123. https:\/\/doi.org\/10.1109\/MICRO50266.2020.00092"},{"key":"e_1_3_2_1_5_1","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Briongos Samira","year":"2020","unstructured":"Samira Briongos , Pedro Malagon , Jose\u00a0 M. Moya , and Thomas Eisenbarth . 2020 . RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks . In 29th USENIX Security Symposium (USENIX Security 20) . USENIX Association , 1967\u20131984. https:\/\/www.usenix.org\/conference\/usenixsecurity20\/presentation\/briongos Samira Briongos, Pedro Malagon, Jose\u00a0M. Moya, and Thomas Eisenbarth. 2020. RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks. In 29th USENIX Security Symposium (USENIX Security 20). USENIX Association, 1967\u20131984. https:\/\/www.usenix.org\/conference\/usenixsecurity20\/presentation\/briongos"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2005.01.010"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_2_1_8_1","volume-title":"28th USENIX Security Symposium (USENIX Security 19)","author":"Canella Claudio","year":"2019","unstructured":"Claudio Canella , Jo Van\u00a0Bulck , Michael Schwarz , Moritz Lipp , Benjamin Von\u00a0Berg , Philipp Ortner , Frank Piessens , Dmitry Evtyushkin , and Daniel Gruss . 2019 . A systematic evaluation of transient execution attacks and defenses . In 28th USENIX Security Symposium (USENIX Security 19) . 249\u2013266. Claudio Canella, Jo Van\u00a0Bulck, Michael Schwarz, Moritz Lipp, Benjamin Von\u00a0Berg, Philipp Ortner, Frank Piessens, Dmitry Evtyushkin, and Daniel Gruss. 2019. A systematic evaluation of transient execution attacks and defenses. In 28th USENIX Security Symposium (USENIX Security 19). 249\u2013266."},{"key":"e_1_3_2_1_9_1","volume-title":"Secure TLBs. In Proceedings of the 46th International Symposium on Computer Architecture, ISCA 2019","author":"Deng Shuwen","year":"2019","unstructured":"Shuwen Deng , Wenjie Xiong , and Jakub Szefer . 2019 . Secure TLBs. In Proceedings of the 46th International Symposium on Computer Architecture, ISCA 2019 , Phoenix, AZ, USA , June 22-26, 2019, Srilatha\u00a0Bobbie Manne, Hillery\u00a0C. Hunter, and Erik\u00a0R. Altman (Eds.). ACM, 346\u2013359. https:\/\/doi.org\/10.1145\/3307650.3322238 10.1145\/3307650.3322238 Shuwen Deng, Wenjie Xiong, and Jakub Szefer. 2019. Secure TLBs. In Proceedings of the 46th International Symposium on Computer Architecture, ISCA 2019, Phoenix, AZ, USA, June 22-26, 2019, Srilatha\u00a0Bobbie Manne, Hillery\u00a0C. Hunter, and Erik\u00a0R. Altman (Eds.). ACM, 346\u2013359. https:\/\/doi.org\/10.1145\/3307650.3322238"},{"key":"e_1_3_2_1_10_1","volume-title":"Rapid Prototyping for Microarchitectural Attacks. In USENIX Security Symposium.","author":"Easdon Catherine","year":"2022","unstructured":"Catherine Easdon , Michael Schwarz , Martin Schwarzl , and Daniel Gruss . 2022 . Rapid Prototyping for Microarchitectural Attacks. In USENIX Security Symposium. Catherine Easdon, Michael Schwarz, Martin Schwarzl, and Daniel Gruss. 2022. Rapid Prototyping for Microarchitectural Attacks. In USENIX Security Symposium."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065913.3065915"},{"key":"e_1_3_2_1_12_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium, USENIX Security 2018","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium, USENIX Security 2018 , Baltimore, MD, USA , August 15-17, 2018, William Enck and Adrienne\u00a0Porter Felt (Eds.). USENIX Association, 955\u2013972. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/gras Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In 27th USENIX Security Symposium, USENIX Security 2018, Baltimore, MD, USA, August 15-17, 2018, William Enck and Adrienne\u00a0Porter Felt (Eds.). USENIX Association, 955\u2013972. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/gras"},{"key":"e_1_3_2_1_13_1","volume-title":"ASLR on the Line: Practical Cache Attacks on the MMU. In 24th Annual Network and Distributed System Security Symposium, NDSS 2017","author":"Gras Ben","year":"2017","unstructured":"Ben Gras , Kaveh Razavi , Erik Bosman , Herbert Bos , and Cristiano Giuffrida . 2017 . ASLR on the Line: Practical Cache Attacks on the MMU. In 24th Annual Network and Distributed System Security Symposium, NDSS 2017 , San Diego, California, USA, February 26 - March 1, 2017. The Internet Society. https:\/\/www.ndss-symposium.org\/ndss2017\/ndss-2017-programme\/aslrcache-practical-cache-attacks-mmu\/ Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In 24th Annual Network and Distributed System Security Symposium, NDSS 2017, San Diego, California, USA, February 26 - March 1, 2017. The Internet Society. https:\/\/www.ndss-symposium.org\/ndss2017\/ndss-2017-programme\/aslrcache-practical-cache-attacks-mmu\/"},{"key":"e_1_3_2_1_14_1","volume-title":"DIMVA 2016, San Sebasti\u00e1n, Spain, July 7-8, 2016, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09721)","author":"Gruss Daniel","year":"2016","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , Klaus Wagner , and Stefan Mangard . 2016 . Flush+Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware, and Vulnerability Assessment - 13th International Conference , DIMVA 2016, San Sebasti\u00e1n, Spain, July 7-8, 2016, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09721) , Juan Caballero, Urko Zurutuza, and Ricardo\u00a0J. Rodr\u00edguez (Eds.). Springer, 279\u2013299. https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14 10.1007\/978-3-319-40667-1_14 Daniel Gruss, Cl\u00e9mentine Maurice, Klaus Wagner, and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware, and Vulnerability Assessment - 13th International Conference, DIMVA 2016, San Sebasti\u00e1n, Spain, July 7-8, 2016, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09721), Juan Caballero, Urko Zurutuza, and Ricardo\u00a0J. Rodr\u00edguez (Eds.). Springer, 279\u2013299. https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_15_1","volume-title":"Practical Timing Side Channel Attacks Against Kernel Space ASLR. In 20th Annual Network and Distributed System Security Symposium, NDSS 2013","author":"Hund Ralf","year":"2013","unstructured":"Ralf Hund , Carsten Willems , and Thorsten Holz . 2013 . Practical Timing Side Channel Attacks Against Kernel Space ASLR. In 20th Annual Network and Distributed System Security Symposium, NDSS 2013 , San Diego, California, USA , February 24-27, 2013. The Internet Society. https:\/\/www.ndss-symposium.org\/ndss2013\/practical-timing-side-channel-attacks-against-kernel-space-aslr Ralf Hund, Carsten Willems, and Thorsten Holz. 2013. Practical Timing Side Channel Attacks Against Kernel Space ASLR. In 20th Annual Network and Distributed System Security Symposium, NDSS 2013, San Diego, California, USA, February 24-27, 2013. The Internet Society. https:\/\/www.ndss-symposium.org\/ndss2013\/practical-timing-side-channel-attacks-against-kernel-space-aslr"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel ISA Documentation(2016).  Intel. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel ISA Documentation(2016)."},{"key":"e_1_3_2_1_17_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual","year":"2016","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual , Volume 2 (2A, 2B, 2C & 2D):Instruction Set Reference, A-Z. Intel ISA Documentation( 2016 ). Intel. 2016. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 2 (2A, 2B, 2C & 2D):Instruction Set Reference, A-Z. Intel ISA Documentation(2016)."},{"key":"e_1_3_2_1_18_1","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual","year":"2016","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual , Volume 3A: System Programming Guide, Part 1 . Intel ISA Documentation( 2016 ). Intel. 2016. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual, Volume 3A: System Programming Guide, Part 1. Intel ISA Documentation(2016)."},{"key":"e_1_3_2_1_19_1","unstructured":"Intel. 2020. Intel Architecture Instruction Set Extensions and Future Features Programming Reference. Intel ISA Documentation(2020).  Intel. 2020. Intel Architecture Instruction Set Extensions and Future Features Programming Reference. Intel ISA Documentation(2020)."},{"key":"e_1_3_2_1_20_1","volume-title":"Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. In 2015 Euromicro Conference on Digital System Design, DSD 2015","author":"Irazoqui Gorka","year":"2015","unstructured":"Gorka Irazoqui , Thomas Eisenbarth , and Berk Sunar . 2015 . Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. In 2015 Euromicro Conference on Digital System Design, DSD 2015 , Madeira, Portugal , August 26-28, 2015. IEEE Computer Society, 629\u2013636. https:\/\/doi.org\/10.1109\/DSD.2015.56 10.1109\/DSD.2015.56 Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. In 2015 Euromicro Conference on Digital System Design, DSD 2015, Madeira, Portugal, August 26-28, 2015. IEEE Computer Society, 629\u2013636. https:\/\/doi.org\/10.1109\/DSD.2015.56"},{"key":"e_1_3_2_1_21_1","unstructured":"Manuel Kalmbach Mathias Gottschlag Tim Schmidt and Frank Bellosa. 2020. TurboCC: A Practical Frequency-Based Covert Channel with Intel Turbo Boost. arXiv preprint arXiv:2007.07046(2020).  Manuel Kalmbach Mathias Gottschlag Tim Schmidt and Frank Bellosa. 2020. TurboCC: A Practical Frequency-Based Covert Channel with Intel Turbo Boost. arXiv preprint arXiv:2007.07046(2020)."},{"key":"e_1_3_2_1_23_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P\u201919)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P\u201919) . Paul Kocher, Jann Horn, Anders Fogh, , Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P\u201919)."},{"key":"e_1_3_2_1_24_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In 27th USENIX Security Symposium (USENIX Security 18) . Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In 27th USENIX Security Symposium (USENIX Security 18)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/sp.2015.43"},{"key":"e_1_3_2_1_26_1","volume-title":"A Survey of Microarchitectural Side-channel Vulnerabilities, Attacks, and Defenses in Cryptography. ACM Comput. Surv. 54, 6","author":"Lou Xiaoxuan","year":"2021","unstructured":"Xiaoxuan Lou , Tianwei Zhang , Jun Jiang , and Yinqian Zhang . 2021. A Survey of Microarchitectural Side-channel Vulnerabilities, Attacks, and Defenses in Cryptography. ACM Comput. Surv. 54, 6 ( 2021 ), 122:1\u2013122:37. https:\/\/doi.org\/10.1145\/3456629 10.1145\/3456629 Xiaoxuan Lou, Tianwei Zhang, Jun Jiang, and Yinqian Zhang. 2021. A Survey of Microarchitectural Side-channel Vulnerabilities, Attacks, and Defenses in Cryptography. ACM Comput. Surv. 54, 6 (2021), 122:1\u2013122:37. https:\/\/doi.org\/10.1145\/3456629"},{"key":"e_1_3_2_1_27_1","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jer\u00f3nimo Castrill\u00f3n Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Marjan Fariborz Amin\u00a0Farmahini Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc\u00a0S. Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der\u00a0F. Zulian. 2020. The gem5 Simulator: Version 20.0+. CoRR abs\/2007.03152(2020). arxiv:2007.03152https:\/\/arxiv.org\/abs\/2007.03152  Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jer\u00f3nimo Castrill\u00f3n Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Marjan Fariborz Amin\u00a0Farmahini Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc\u00a0S. Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der\u00a0F. Zulian. 2020. The gem5 Simulator: Version 20.0+. CoRR abs\/2007.03152(2020). arxiv:2007.03152https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_2_1_28_1","volume-title":"Technology Insight: Intel\u2019s Next Generation Microarchitecture Code Name Skylake. In Intel Developer Forum.","author":"Mandelblat Julius","year":"2015","unstructured":"Julius Mandelblat . 2015 . Technology Insight: Intel\u2019s Next Generation Microarchitecture Code Name Skylake. In Intel Developer Forum. Julius Mandelblat. 2015. Technology Insight: Intel\u2019s Next Generation Microarchitecture Code Name Skylake. In Intel Developer Forum."},{"key":"e_1_3_2_1_29_1","volume-title":"DIMVA 2015, Milan, Italy, July 9-10, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09148)","author":"Maurice Cl\u00e9mentine","year":"2015","unstructured":"Cl\u00e9mentine Maurice , Christoph Neumann , Olivier Heen , and Aur\u00e9lien Francillon . 2015 . C5: Cross-Cores Cache Covert Channel. In Detection of Intrusions and Malware, and Vulnerability Assessment - 12th International Conference , DIMVA 2015, Milan, Italy, July 9-10, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09148) , Magnus Almgren, Vincenzo Gulisano, and Federico Maggi (Eds.). Springer, 46\u201364. https:\/\/doi.org\/10.1007\/978-3-319- 20550-2_3 10.1007\/978-3-319-20550-2_3 Cl\u00e9mentine Maurice, Christoph Neumann, Olivier Heen, and Aur\u00e9lien Francillon. 2015. C5: Cross-Cores Cache Covert Channel. In Detection of Intrusions and Malware, and Vulnerability Assessment - 12th International Conference, DIMVA 2015, Milan, Italy, July 9-10, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09148), Magnus Almgren, Vincenzo Gulisano, and Federico Maggi (Eds.). Springer, 46\u201364. https:\/\/doi.org\/10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_30_1","volume-title":"RAID 2015, Kyoto, Japan, November 2-4, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09404)","author":"Maurice Cl\u00e9mentine","year":"2015","unstructured":"Cl\u00e9mentine Maurice , Nicolas\u00a0Le Scouarnec , Christoph Neumann , Olivier Heen , and Aur\u00e9lien Francillon . 2015 . Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters. In Research in Attacks, Intrusions, and Defenses - 18th International Symposium , RAID 2015, Kyoto, Japan, November 2-4, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09404) , Herbert Bos, Fabian Monrose, and Gregory Blanc (Eds.). Springer, 48\u201365. https:\/\/doi.org\/10.1007\/978-3-319-26362-5_3 10.1007\/978-3-319-26362-5_3 Cl\u00e9mentine Maurice, Nicolas\u00a0Le Scouarnec, Christoph Neumann, Olivier Heen, and Aur\u00e9lien Francillon. 2015. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters. In Research in Attacks, Intrusions, and Defenses - 18th International Symposium, RAID 2015, Kyoto, Japan, November 2-4, 2015, Proceedings(Lecture Notes in Computer Science, Vol.\u00a09404), Herbert Bos, Fabian Monrose, and Gregory Blanc (Eds.). Springer, 48\u201365. https:\/\/doi.org\/10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Manuel Weber Michael Schwarz Lukas Giner Daniel Gruss Carlo\u00a0Alberto Boano Stefan Mangard and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud.. In NDSS Vol.\u00a017. 8\u201311.  Cl\u00e9mentine Maurice Manuel Weber Michael Schwarz Lukas Giner Daniel Gruss Carlo\u00a0Alberto Boano Stefan Mangard and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud.. In NDSS Vol.\u00a017. 8\u201311.","DOI":"10.14722\/ndss.2017.23294"},{"key":"e_1_3_2_1_32_1","volume-title":"Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. In 44th International Conference on Parallel Processing, ICPP 2015","author":"Molka Daniel","year":"2015","unstructured":"Daniel Molka , Daniel Hackenberg , Robert Sch\u00f6ne , and Wolfgang\u00a0 E. Nagel . 2015 . Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. In 44th International Conference on Parallel Processing, ICPP 2015 , Beijing, China , September 1-4, 2015. IEEE Computer Society, 739\u2013748. https:\/\/doi.org\/10.1109\/ICPP.2015.83 10.1109\/ICPP.2015.83 Daniel Molka, Daniel Hackenberg, Robert Sch\u00f6ne, and Wolfgang\u00a0E. Nagel. 2015. Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. In 44th International Conference on Parallel Processing, ICPP 2015, Beijing, China, September 1-4, 2015. IEEE Computer Society, 739\u2013748. https:\/\/doi.org\/10.1109\/ICPP.2015.83"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1016\/0022-2836(70)90057-4"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_35_1","volume-title":"30th USENIX Security Symposium, USENIX Security 2021","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella , Licheng Luo , and Christopher\u00a0 W. Fletcher . 2021 . Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical . In 30th USENIX Security Symposium, USENIX Security 2021 , August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 645\u2013662. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/paccagnella Riccardo Paccagnella, Licheng Luo, and Christopher\u00a0W. Fletcher. 2021. Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical. In 30th USENIX Security Symposium, USENIX Security 2021, August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 645\u2013662. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/paccagnella"},{"key":"e_1_3_2_1_36_1","unstructured":"Colin Percival. 2005. Cache missing for fun and profit.  Colin Percival. 2005. Cache missing for fun and profit."},{"key":"e_1_3_2_1_37_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16 , Austin, TX, USA , August 10-12, 2016, Thorsten Holz and Stefan Savage (Eds.). USENIX Association, 565\u2013581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16, Austin, TX, USA, August 10-12, 2016, Thorsten Holz and Stefan Savage (Eds.). USENIX Association, 565\u2013581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_42_1","volume-title":"30th USENIX Security Symposium, USENIX Security 2021","author":"Saileshwar Gururaj","year":"2021","unstructured":"Gururaj Saileshwar and Moinuddin\u00a0 K. Qureshi . 2021 . MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design . In 30th USENIX Security Symposium, USENIX Security 2021 , August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 1379\u20131396. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/saileshwar Gururaj Saileshwar and Moinuddin\u00a0K. Qureshi. 2021. MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In 30th USENIX Security Symposium, USENIX Security 2021, August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 1379\u20131396. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/saileshwar"},{"key":"e_1_3_2_1_43_1","unstructured":"Michael Schwarz Claudio Canella Lukas Giner and Daniel Gruss. 2019. Store-to-Leak Forwarding: Leaking Data on Meltdown-resistant CPUs. CoRR abs\/1905.05725(2019). arxiv:1905.05725  Michael Schwarz Claudio Canella Lukas Giner and Daniel Gruss. 2019. Store-to-Leak Forwarding: Leaking Data on Meltdown-resistant CPUs. CoRR abs\/1905.05725(2019). arxiv:1905.05725"},{"key":"e_1_3_2_1_44_1","volume-title":"FC 2017, Sliema","author":"Schwarz Michael","year":"2017","unstructured":"Michael Schwarz , Cl\u00e9mentine Maurice , Daniel Gruss , and Stefan Mangard . 2017 . Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript. In Financial Cryptography and Data Security - 21st International Conference , FC 2017, Sliema , Malta, April 3-7, 2017, Revised Selected Papers(Lecture Notes in Computer Science, Vol.\u00a010322), Aggelos Kiayias (Ed.). Springer, 247\u2013267. https:\/\/doi.org\/10.1007\/978-3-319-70972-7_13 10.1007\/978-3-319-70972-7_13 Michael Schwarz, Cl\u00e9mentine Maurice, Daniel Gruss, and Stefan Mangard. 2017. Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript. In Financial Cryptography and Data Security - 21st International Conference, FC 2017, Sliema, Malta, April 3-7, 2017, Revised Selected Papers(Lecture Notes in Computer Science, Vol.\u00a010322), Aggelos Kiayias (Ed.). Springer, 247\u2013267. https:\/\/doi.org\/10.1007\/978-3-319-70972-7_13"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"key":"e_1_3_2_1_46_1","volume-title":"22nd International Symposium on Research in Attacks, Intrusions and Defenses (RAID","author":"Song Wei","year":"2019","unstructured":"Wei Song and Peng Liu . 2019 . Dynamically Finding Minimal Eviction Sets Can Be Quicker Than You Think for Side-Channel Attacks against the {LLC} . In 22nd International Symposium on Research in Attacks, Intrusions and Defenses (RAID 2019). 427\u2013442. Wei Song and Peng Liu. 2019. Dynamically Finding Minimal Eviction Sets Can Be Quicker Than You Think for Side-Channel Attacks against the {LLC}. In 22nd International Symposium on Research in Attacks, Intrusions and Defenses (RAID 2019). 427\u2013442."},{"key":"e_1_3_2_1_47_1","volume-title":"Security Models, and Countermeasures. Secur. Commun. Networks 2021","author":"Su Chao","year":"2021","unstructured":"Chao Su and Qingkai Zeng . 2021. Survey of CPU Cache-Based Side-Channel Attacks: Systematic Analysis , Security Models, and Countermeasures. Secur. Commun. Networks 2021 ( 2021 ), 5559552:1\u20135559552:15. https:\/\/doi.org\/10.1155\/2021\/5559552 10.1155\/2021 Chao Su and Qingkai Zeng. 2021. Survey of CPU Cache-Based Side-Channel Attacks: Systematic Analysis, Security Models, and Countermeasures. Secur. Commun. Networks 2021 (2021), 5559552:1\u20135559552:15. https:\/\/doi.org\/10.1155\/2021\/5559552"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0046-1"},{"key":"e_1_3_2_1_49_1","unstructured":"Qinhan Tan Zhihua Zeng Kai Bu and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization.. In NDSS.  Qinhan Tan Zhihua Zeng Kai Bu and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization.. In NDSS."},{"key":"e_1_3_2_1_50_1","unstructured":"Andrew\u00a0S Tanenbaum and David\u00a0J Wetherall. 1996. Computer networks. Prentice hall. I\u2013XVII pages.  Andrew\u00a0S Tanenbaum and David\u00a0J Wetherall. 1996. Computer networks. Prentice hall. I\u2013XVII pages."},{"key":"e_1_3_2_1_51_1","unstructured":"Jan\u00a0Philipp Thoma Christian Niesler Dominic\u00a0A. Funke Gregor Leander Pierre Mayr Nils Pohl Lucas Davi and Tim G\u00fcneysu. 2021. ClepsydraCache - Preventing Cache Attacks with Time-Based Evictions. CoRR abs\/2104.11469(2021). arxiv:2104.11469  Jan\u00a0Philipp Thoma Christian Niesler Dominic\u00a0A. Funke Gregor Leander Pierre Mayr Nils Pohl Lucas Davi and Tim G\u00fcneysu. 2021. ClepsydraCache - Preventing Cache Attacks with Time-Based Evictions. CoRR abs\/2104.11469(2021). arxiv:2104.11469"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"e_1_3_2_1_53_1","volume-title":"5th International Workshop","author":"Tsunoo Yukiyasu","year":"2003","unstructured":"Yukiyasu Tsunoo , Teruo Saito , Tomoyasu Suzaki , Maki Shigeri , and Hiroshi Miyauchi . 2003 . Cryptanalysis of DES Implemented on Computers with Cache. In Cryptographic Hardware and Embedded Systems - CHES 2003 , 5th International Workshop , Cologne, Germany , September 8-10, 2003, Proceedings(Lecture Notes in Computer Science, Vol.\u00a02779), Colin\u00a0D. Walter, \u00c7etin\u00a0Kaya Ko\u00e7, and Christof Paar (Eds.). Springer, 62\u201376. https:\/\/doi.org\/10.1007\/978-3-540-45238-6_6 10.1007\/978-3-540-45238-6_6 Yukiyasu Tsunoo, Teruo Saito, Tomoyasu Suzaki, Maki Shigeri, and Hiroshi Miyauchi. 2003. Cryptanalysis of DES Implemented on Computers with Cache. In Cryptographic Hardware and Embedded Systems - CHES 2003, 5th International Workshop, Cologne, Germany, September 8-10, 2003, Proceedings(Lecture Notes in Computer Science, Vol.\u00a02779), Colin\u00a0D. Walter, \u00c7etin\u00a0Kaya Ko\u00e7, and Christof Paar (Eds.). Springer, 62\u201376. https:\/\/doi.org\/10.1007\/978-3-540-45238-6_6"},{"key":"e_1_3_2_1_54_1","volume-title":"RIDL: Rogue In-Flight Data Load. In 2019 IEEE Symposium on Security and Privacy, SP 2019","author":"van Schaik Stephan","year":"2019","unstructured":"Stephan van Schaik , Alyssa Milburn , Sebastian \u00d6sterlund , Pietro Frigo , Giorgi Maisuradze , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2019 . RIDL: Rogue In-Flight Data Load. In 2019 IEEE Symposium on Security and Privacy, SP 2019 , San Francisco, CA, USA , May 19-23, 2019. IEEE, 88\u2013105. https:\/\/doi.org\/10.1109\/SP.2019.00087 10.1109\/SP.2019.00087 Stephan van Schaik, Alyssa Milburn, Sebastian \u00d6sterlund, Pietro Frigo, Giorgi Maisuradze, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2019. RIDL: Rogue In-Flight Data Load. In 2019 IEEE Symposium on Security and Privacy, SP 2019, San Francisco, CA, USA, May 19-23, 2019. IEEE, 88\u2013105. https:\/\/doi.org\/10.1109\/SP.2019.00087"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_57_1","volume-title":"28th USENIX Security Symposium, USENIX Security 2019","author":"Werner Mario","year":"2019","unstructured":"Mario Werner , Thomas Unterluggauer , Lukas Giner , Michael Schwarz , Daniel Gruss , and Stefan Mangard . 2019 . ScatterCache: Thwarting Cache Attacks via Cache Set Randomization . In 28th USENIX Security Symposium, USENIX Security 2019 , Santa Clara, CA, USA , August 14-16, 2019, Nadia Heninger and Patrick Traynor (Eds.). USENIX Association, 675\u2013692. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/werner Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In 28th USENIX Security Symposium, USENIX Security 2019, Santa Clara, CA, USA, August 14-16, 2019, Nadia Heninger and Patrick Traynor (Eds.). USENIX Association, 675\u2013692. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/werner"},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the 21th USENIX Security Symposium","author":"Wu Zhenyu","year":"2012","unstructured":"Zhenyu Wu , Zhang Xu , and Haining Wang . 2012 . Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud . In Proceedings of the 21th USENIX Security Symposium , Bellevue, WA, USA , August 8-10, 2012, Tadayoshi Kohno (Ed.). USENIX Association, 159\u2013173. https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/wu Zhenyu Wu, Zhang Xu, and Haining Wang. 2012. Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In Proceedings of the 21th USENIX Security Symposium, Bellevue, WA, USA, August 8-10, 2012, Tadayoshi Kohno (Ed.). USENIX Association, 159\u2013173. https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/wu"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382318"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2046660.2046670"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the 23rd USENIX Security Symposium","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack . In Proceedings of the 23rd USENIX Security Symposium , San Diego, CA, USA , August 20-22, 2014, Kevin Fu and Jaeyeon Jung (Eds.). USENIX Association, 719\u2013732. https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In Proceedings of the 23rd USENIX Security Symposium, San Diego, CA, USA, August 20-22, 2014, Kevin Fu and Jaeyeon Jung (Eds.). USENIX Association, 719\u2013732. https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom"}],"event":{"name":"RAID 2022: 25th International Symposium on Research in Attacks, Intrusions and Defenses","location":"Limassol Cyprus","acronym":"RAID 2022"},"container-title":["Proceedings of the 25th International Symposium on Research in Attacks, Intrusions and Defenses"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3545948.3545987","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3545948.3545987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:17Z","timestamp":1750188617000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3545948.3545987"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,26]]},"references-count":60,"alternative-id":["10.1145\/3545948.3545987","10.1145\/3545948"],"URL":"https:\/\/doi.org\/10.1145\/3545948.3545987","relation":{},"subject":[],"published":{"date-parts":[[2022,10,26]]},"assertion":[{"value":"2022-10-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}