{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:17:13Z","timestamp":1750220233366,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,6,23]],"date-time":"2022-06-23T00:00:00Z","timestamp":1655942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"GuangDong Basic and Applied Basic Research Foundation","award":["2021A1515110777"],"award-info":[{"award-number":["2021A1515110777"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,6,23]]},"DOI":"10.1145\/3546000.3546013","type":"proceedings-article","created":{"date-parts":[[2022,8,19]],"date-time":"2022-08-19T16:08:37Z","timestamp":1660925317000},"page":"84-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["High-Performance Cryptographic SoC Virtual Prototyping Platform Based on RISC-V VP"],"prefix":"10.1145","author":[{"given":"Junwei","family":"Wu","sequence":"first","affiliation":[{"name":"School of Automation, Guangdong University of Technology, China"}]},{"given":"Xin","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, China"}]},{"given":"Shaofen","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Automation, Guangdong University of Technology, China"}]},{"given":"Huaien","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, China"}]},{"given":"Xiaoming","family":"Xiong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, China"}]}],"member":"320","published-online":{"date-parts":[[2022,8,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2017.2767291"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3300189.3300192"},{"key":"e_1_3_2_1_3_1","volume-title":"The Case for RISC-V. EECS Department","author":"Asanovi\u0107","year":"2014","unstructured":"Asanovi\u0107 K, Patterson D A. 2014. Instruction Sets Should Be Free : The Case for RISC-V. EECS Department , University of California , Berkeley, Tech . Rep. UCB\/EECS- 2014 -146. Asanovi\u0107 K, Patterson D A. 2014.Instruction Sets Should Be Free: The Case for RISC-V. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2014-146."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3375246.3375256"},{"key":"e_1_3_2_1_5_1","volume-title":"Retrieved","author":"Mont\u00f3n M\u00e0rius","year":"2020","unstructured":"M\u00e0rius Mont\u00f3n . 2020 . A RISC-V SystemC-TLM simulator. arXiv:2010.10119 [cs] (October 2020) . Retrieved May 11, 2022 from http:\/\/arxiv.org\/abs\/2010.10119 M\u00e0rius Mont\u00f3n. 2020. A RISC-V SystemC-TLM simulator. arXiv:2010.10119 [cs] (October 2020). Retrieved May 11, 2022 from http:\/\/arxiv.org\/abs\/2010.10119"},{"key":"#cr-split#-e_1_3_2_1_6_1.1","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt Daniel Gro\u00dfe Hoang M. Le and Rolf Drechsler. 2018. Extensible and Configurable RISC-V Based Virtual Prototype. In 2018 Forum on Specification Design Languages (FDL) 5-16. https:\/\/doi.org\/10.1109\/FDL.2018.8524047 10.1109\/FDL.2018.8524047","DOI":"10.1109\/FDL.2018.8524047"},{"key":"#cr-split#-e_1_3_2_1_6_1.2","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt Daniel Gro\u00dfe Hoang M. Le and Rolf Drechsler. 2018. Extensible and Configurable RISC-V Based Virtual Prototype. In 2018 Forum on Specification Design Languages (FDL) 5-16. https:\/\/doi.org\/10.1109\/FDL.2018.8524047","DOI":"10.1109\/FDL.2018.8524047"},{"key":"e_1_3_2_1_7_1","volume-title":"ITUS: A Secure RISC-V System-on-Chip. In 2019 32nd IEEE International System-on-Chip Conference (SOCC), 418\u2013423","author":"Kumar Vinay B. Y.","year":"2019","unstructured":"Vinay B. Y. Kumar , Anupam Chattopadhyay , Jawad Haj-Yahya , and Avi Mendelson . 2019 . ITUS: A Secure RISC-V System-on-Chip. In 2019 32nd IEEE International System-on-Chip Conference (SOCC), 418\u2013423 . https:\/\/doi.org\/10.1109\/SOCC46988.2019.1570564307 10.1109\/SOCC46988.2019.1570564307 Vinay B. Y. Kumar, Anupam Chattopadhyay, Jawad Haj-Yahya, and Avi Mendelson. 2019. ITUS: A Secure RISC-V System-on-Chip. In 2019 32nd IEEE International System-on-Chip Conference (SOCC), 418\u2013423. https:\/\/doi.org\/10.1109\/SOCC46988.2019.1570564307"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-89915-8"},{"volume-title":"SMACD \/ PRIME 2021","author":"Zgheib Anthony","key":"e_1_3_2_1_9_1","unstructured":"Anthony Zgheib , Olivier Potin , Jean-Baptiste Rigaud , and Jean-Max Dutertre . 2021. Extending a RISC-V core with an AES hardware accelerator to meet IOT constraints . In SMACD \/ PRIME 2021 ; International Conference on SMACD and 16th Conference on PRIME , 1\u20134. Anthony Zgheib, Olivier Potin, Jean-Baptiste Rigaud, and Jean-Max Dutertre. 2021. Extending a RISC-V core with an AES hardware accelerator to meet IOT constraints. In SMACD \/ PRIME 2021; International Conference on SMACD and 16th Conference on PRIME, 1\u20134."},{"key":"e_1_3_2_1_10_1","volume-title":"IEEE Standard for Standard SystemC Language Reference Manual","author":"Open","year":"2011","unstructured":"Open SystemC Initiative (OSCI). 2012. IEEE Standard for Standard SystemC Language Reference Manual . IEEE Std 1666- 2011 (Revision of IEEE Std 1666-2005) (2012), 1\u2013638. https:\/\/doi.org\/10.1109\/IEEESTD.2012.6134619 10.1109\/IEEESTD.2012.6134619 Open SystemC Initiative (OSCI). 2012. IEEE Standard for Standard SystemC Language Reference Manual. IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005) (2012), 1\u2013638. https:\/\/doi.org\/10.1109\/IEEESTD.2012.6134619"},{"key":"e_1_3_2_1_11_1","volume-title":"Retrieved","author":"TLM","year":"2022","unstructured":"TLM 2.0. Open SystemC Initiative (OSCI) . Retrieved May 11, 2022 from TLM 2.0. Open SystemC Initiative (OSCI). Retrieved May 11, 2022 from"},{"key":"e_1_3_2_1_12_1","unstructured":"https:\/\/www.accellera.org\/images\/downloads\/standards\/systemc\/TLM_2_0_LRM.pdf  https:\/\/www.accellera.org\/images\/downloads\/standards\/systemc\/TLM_2_0_LRM.pdf"},{"key":"e_1_3_2_1_13_1","unstructured":"China State Password Administration Committee. 2012. Functionality and Interface Specification of Cryptographic Support Platform for Trusted Computing (in Chinese). http:\/\/www.oscca.gov.cn.  China State Password Administration Committee. 2012. Functionality and Interface Specification of Cryptographic Support Platform for Trusted Computing (in Chinese). http:\/\/www.oscca.gov.cn."},{"key":"e_1_3_2_1_14_1","first-page":"18033","article-title":"Information Technology-Security Techniques-Encryption Algorithms\u2014 Part 3","author":"Stapleton","year":"2010","unstructured":"Stapleton J, Poore R S. 2010 . Information Technology-Security Techniques-Encryption Algorithms\u2014 Part 3 : Block Ciphers. ISO\/IEC Standard 18033 - 18033 . Stapleton J, Poore R S. 2010. Information Technology-Security Techniques-Encryption Algorithms\u2014 Part 3: Block Ciphers. ISO\/IEC Standard 18033-3.","journal-title":"Block Ciphers. ISO\/IEC Standard"},{"key":"e_1_3_2_1_15_1","unstructured":"RISCV-Crypto benchmarks. Retrieved March 29 2022 from https:\/\/github.com\/riscv\/riscv-crypto\/tree\/master\/benchmarks  RISCV-Crypto benchmarks. Retrieved March 29 2022 from https:\/\/github.com\/riscv\/riscv-crypto\/tree\/master\/benchmarks"},{"key":"e_1_3_2_1_16_1","unstructured":"Hummingbirdv2 E203 Core and SoC. Hu Z.B Retrieved March 29 2022 from https:\/\/github.com\/riscv-mcu\/e203_hbirdv2  Hummingbirdv2 E203 Core and SoC. Hu Z.B Retrieved March 29 2022 from https:\/\/github.com\/riscv-mcu\/e203_hbirdv2"},{"key":"e_1_3_2_1_17_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE), 618\u2013621","author":"Herdt Vladimir","year":"2020","unstructured":"Vladimir Herdt , Daniel Gro\u00dfe , and Rolf Drechsler . 2020 . Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes. In 2020 Design , Automation Test in Europe Conference Exhibition (DATE), 618\u2013621 . https:\/\/doi.org\/10.23919\/DATE48585.2020.9116522 10.23919\/DATE48585.2020.9116522 Vladimir Herdt, Daniel Gro\u00dfe, and Rolf Drechsler. 2020. Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes. In 2020 Design, Automation Test in Europe Conference Exhibition (DATE), 618\u2013621. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116522"}],"event":{"name":"HP3C'22: 2022 6th International Conference on High Performance Compilation, Computing and Communications","acronym":"HP3C'22","location":"Jilin China"},"container-title":["Proceedings of the 6th International Conference on High Performance Compilation, Computing and Communications"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546000.3546013","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3546000.3546013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:18Z","timestamp":1750188618000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546000.3546013"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,23]]},"references-count":18,"alternative-id":["10.1145\/3546000.3546013","10.1145\/3546000"],"URL":"https:\/\/doi.org\/10.1145\/3546000.3546013","relation":{},"subject":[],"published":{"date-parts":[[2022,6,23]]},"assertion":[{"value":"2022-08-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}