{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T21:29:21Z","timestamp":1772573361641,"version":"3.50.1"},"reference-count":33,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2022,9,16]],"date-time":"2022-09-16T00:00:00Z","timestamp":1663286400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"EU H2020","award":["780215"],"award-info":[{"award-number":["780215"]}]},{"name":"DAIS (KDT JU","award":["101007273"],"award-info":[{"award-number":["101007273"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2022,12,31]]},"abstract":"<jats:p>Computation-in-Memory (CIM) is an emerging computing paradigm to address memory bottleneck challenges in computer architecture. A CIM unit cannot fully replace a general-purpose processor. Still, it significantly reduces the amount of data transfer between a traditional memory unit and the processor by enriching the transferred information. Data transactions between processor and memory consist of memory access addresses and values. While the main focus in the field of in-memory computing is to apply computations on the content of the memory (values), the importance of CPU-CIM address transactions and calculations for generating the sequence of access addresses for data-dominated applications is generally overlooked. However, the amount of information transactions used for \u201caddress\u201d can easily be even more than half of the total transferred bits in many applications. In this article, we propose a circuit to perform the in-memory Address Calculation Accelerator. Our simulation results showed that calculating address sequences inside the memory (instead of the CPU) can significantly reduce the CPU-CIM address transactions and therefore contribute to considerable energy saving, latency, and bus traffic. For a chosen application of guided image filtering, in-memory address calculation results in almost two orders of magnitude reduction in address transactions over the memory bus.<\/jats:p>","DOI":"10.1145\/3546071","type":"journal-article","created":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:05:35Z","timestamp":1656587135000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Energy-efficient In-Memory Address Calculation"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2967-5090","authenticated-orcid":false,"given":"Amirreza","family":"Yousefzadeh","sequence":"first","affiliation":[{"name":"IMEC, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6797-2339","authenticated-orcid":false,"given":"Jan","family":"Stuijt","sequence":"additional","affiliation":[{"name":"IMEC, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3911-1712","authenticated-orcid":false,"given":"Martijn","family":"Hijdra","sequence":"additional","affiliation":[{"name":"IMEC, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2305-4258","authenticated-orcid":false,"given":"Hsiao-Hsuan","family":"Liu","sequence":"additional","affiliation":[{"name":"IMEC, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5909-4927","authenticated-orcid":false,"given":"Anteneh","family":"Gebregiorgis","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2729-7057","authenticated-orcid":false,"given":"Abhairaj","family":"Singh","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8961-0387","authenticated-orcid":false,"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,9,16]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1993.8686399"},{"key":"e_1_3_2_3_2","unstructured":"2020. Product Brief: Virtex UltraScale+ HBM FPGA. https:\/\/www.xilinx.com\/content\/dam\/xilinx\/publications\/product-briefs\/virtex-ultrascale-plus-hbm-product-brief.pdf."},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00072"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.3390\/a12080149"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000141"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC54211.2021.9651614"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715020"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"e_1_3_2_10_2","unstructured":"A. F. Harvey and Data Acquisition Division Staff. 1991. DMA fundamentals on various PC platforms NATIONAL INSTRUMENTS."},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.5555\/1886063.1886065"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"e_1_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"e_1_3_2_15_2","unstructured":"Muhammad Jazib Khan. 2020. Programmable Address Generation Unit for Deep Neural Network Accelerators. KTH royal institute of technology."},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-59121-0"},{"key":"e_1_3_2_17_2","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1117\/12.50408","volume-title":"Visual Communications and Image Processing\u201991: Image Processing","author":"Kitagaki Kazukuni","year":"1991","unstructured":"Kazukuni Kitagaki, Takayoshi Oto, Tatsuhiko Demura, Yoshitsugu Araki, and Tomoji Takada. 1991. New address-generation-unit architecture for video signal processing. In Visual Communications and Image Processing\u201991: Image Processing, Vol. 1606. International Society for Optics and Photonics, 891\u2013900."},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1996.565872"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.736141"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2018.8405955"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573586"},{"key":"e_1_3_2_25_2","volume-title":"Proceedings of the Embedded Linux Conference","author":"Pinchart Laurent","year":"2014","unstructured":"Laurent Pinchart. 2014. Mastering the DMA and IOMMU APIs. In Proceedings of the Embedded Linux Conference."},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401226"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201202383"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9870025"},{"key":"e_1_3_2_33_2","article-title":"Multi-scale context aggregation by dilated convolutions","author":"Yu Fisher","year":"2015","unstructured":"Fisher Yu and Vladlen Koltun. 2015. Multi-scale context aggregation by dilated convolutions. arXiv:1511.07122. Retrieved from https:\/\/arxiv.org\/abs\/1511.07122.","journal-title":"arXiv:1511.07122"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/3485824"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546071","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3546071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:30:19Z","timestamp":1750188619000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546071"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,16]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2022,12,31]]}},"alternative-id":["10.1145\/3546071"],"URL":"https:\/\/doi.org\/10.1145\/3546071","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,9,16]]},"assertion":[{"value":"2021-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-05-29","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-09-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}