{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T17:03:05Z","timestamp":1769101385332,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T00:00:00Z","timestamp":1661212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["RTI2018-093684-B-I00"],"award-info":[{"award-number":["RTI2018-093684-B-I00"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100012818","name":"Comunidad de Madrid","doi-asserted-by":"publisher","award":["S2018\/TCS-4423"],"award-info":[{"award-number":["S2018\/TCS-4423"]}],"id":[{"id":"10.13039\/100012818","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,8,23]]},"DOI":"10.1145\/3546591.3547532","type":"proceedings-article","created":{"date-parts":[[2022,8,31]],"date-time":"2022-08-31T05:38:53Z","timestamp":1661924333000},"page":"61-67","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Evaluation of the Intel thread director technology on an Alder Lake processor"],"prefix":"10.1145","author":[{"given":"Juan Carlos","family":"Saez","sequence":"first","affiliation":[{"name":"Universidad Complutense de Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[{"name":"Universidad Complutense de Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2022,8,30]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Alder Lake Extends Battery Life. Microprocessor Report (Sept","author":"Aakash Jani","year":"2021","unstructured":"Jani Aakash . 2021. Alder Lake Extends Battery Life. Microprocessor Report (Sept . 2021 ). Jani Aakash. 2021. Alder Lake Extends Battery Life. Microprocessor Report (Sept. 2021)."},{"key":"e_1_3_2_1_2_1","volume-title":"Apple Ships Its First PC Processor. Microprocessor Report (Jan","author":"Aakash Jani","year":"2021","unstructured":"Jani Aakash . 2021. Apple Ships Its First PC Processor. Microprocessor Report (Jan . 2021 ). Jani Aakash. 2021. Apple Ships Its First PC Processor. Microprocessor Report (Jan. 2021)."},{"key":"e_1_3_2_1_3_1","volume-title":"Benefits of the big.LITTLE Architecture","author":"ARM.","unstructured":"ARM. 2012. Benefits of the big.LITTLE Architecture . http:\/\/www.arm.com\/files\/downloads\/Benefits_of_the_big.LITTLE_architecture.pdf. Accessed: 2015-01-10. ARM. 2012. Benefits of the big.LITTLE Architecture. http:\/\/www.arm.com\/files\/downloads\/Benefits_of_the_big.LITTLE_architecture.pdf. Accessed: 2015-01-10."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.102996"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of Euro-Par 22: Parallel Processing Workshops (to appear).","author":"Bilbao Carlos","unstructured":"Carlos Bilbao , Juan Carlos Saez , and M. Prieto-Matias . 2022. Rapid development of OS support with PMCSched for scheduling on asymmetric multicore systems . In Proceedings of Euro-Par 22: Parallel Processing Workshops (to appear). Carlos Bilbao, Juan Carlos Saez, and M. Prieto-Matias. 2022. Rapid development of OS support with PMCSched for scheduling on asymmetric multicore systems. In Proceedings of Euro-Par 22: Parallel Processing Workshops (to appear)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of USENIX ATC '11","author":"Sergey","unstructured":"Sergey Blagodurov et al. 2011. A Case for NUMA-Aware Contention Management on Multicore Systems . In Proceedings of USENIX ATC '11 . Sergey Blagodurov et al. 2011. A Case for NUMA-Aware Contention Management on Multicore Systems. In Proceedings of USENIX ATC '11."},{"key":"e_1_3_2_1_7_1","unstructured":"Ian Cutress and Andrei Frumusanu. 2021. Intel Architecture Day 2021: Alde Lake Golden Cove and Gracemont Detailed. https:\/\/www.anandtech.com\/show\/16881\/a-deep-dive-into-intels-alder-lake-microarchitectures. Accessed: 2022-03-19. Ian Cutress and Andrei Frumusanu. 2021. Intel Architecture Day 2021: Alde Lake Golden Cove and Gracemont Detailed. https:\/\/www.anandtech.com\/show\/16881\/a-deep-dive-into-intels-alder-lake-microarchitectures. Accessed: 2022-03-19."},{"key":"e_1_3_2_1_8_1","volume-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). 107--118","author":"Reetuparna","unstructured":"Reetuparna Das et al. 2013. Application-to-core mapping policies to reduce memory system interference in multi-core systems . In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). 107--118 . Reetuparna Das et al. 2013. Application-to-core mapping policies to reduce memory system interference in multi-core systems. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). 107--118."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"E. Ebrahimi et al. 2010. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In 15th Int'l Conf. Architectural Support Programming Lang. and Oper. Syst. (ASPLOS 10). 335--346. E. Ebrahimi et al. 2010. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In 15th Int'l Conf. Architectural Support Programming Lang. and Oper. Syst. (ASPLOS 10). 335--346.","DOI":"10.1145\/1735971.1736058"},{"key":"e_1_3_2_1_10_1","unstructured":"J. Feliu et al. 2016. Perf & Fair: a Progress-Aware Scheduler to Enhance Performance and Fairness in SMT Multicores. IEEE Trans. Comput. PP 99 (2016). J. Feliu et al. 2016. Perf & Fair: a Progress-Aware Scheduler to Enhance Performance and Fairness in SMT Multicores. IEEE Trans. Comput. PP 99 (2016)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2836418"},{"key":"e_1_3_2_1_12_1","volume-title":"2012 International Green Computing Conference (IGCC). 1--10","author":"Vishal","unstructured":"Vishal Gupta et al. 2012. HeteroMates: Providing high dynamic power range on client devices using heterogeneous core groups . In 2012 International Green Computing Conference (IGCC). 1--10 . Vishal Gupta et al. 2012. HeteroMates: Providing high dynamic power range on client devices using heterogeneous core groups. In 2012 International Green Computing Conference (IGCC). 1--10."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1656274.1656278"},{"key":"e_1_3_2_1_14_1","unstructured":"Alexandros-Herodotos Haritatos etal 2016. Contention-Aware Scheduling Policies for Fairness and Throughput. In Co-Scheduling of HPC Applications (COSH@HiPEAC 2016) (Advances in Parallel Computing Vol. 28). 22--45. Alexandros-Herodotos Haritatos et al. 2016. Contention-Aware Scheduling Policies for Fairness and Throughput. In Co-Scheduling of HPC Applications (COSH@HiPEAC 2016) (Advances in Parallel Computing Vol. 28). 22--45."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. 2021. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3: System Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html. Accessed: 2022-03-15. Intel. 2021. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3: System Programming Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-sdm.html. Accessed: 2022-03-15."},{"key":"e_1_3_2_1_16_1","volume-title":"Optimizing software for x86 Hybrid Archiecture. Intel White Paper (Oct","year":"2021","unstructured":"Intel. 2021. Optimizing software for x86 Hybrid Archiecture. Intel White Paper (Oct . 2021 ). Intel. 2021. Optimizing software for x86 Hybrid Archiecture. Intel White Paper (Oct. 2021)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"David Koufaty Dheeraj Reddy and Scott Hahn. 2010. Bias Scheduling in Heterogeneous Multi-core Architectures. In Eurosys 10. 125--138. David Koufaty Dheeraj Reddy and Scott Hahn. 2010. Bias Scheduling in Heterogeneous Multi-core Architectures. In Eurosys 10. 125--138.","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Rakesh Kumar et al. 2004. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In 31st Ann. Int'l Symp. Computer Architecture (ISCA 04). 64--75. Rakesh Kumar et al. 2004. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In 31st Ann. Int'l Symp. Computer Architecture (ISCA 04). 64--75.","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3139645.3139664"},{"key":"e_1_3_2_1_20_1","volume-title":"16th Intl. Symp. High-Performance Computer Architecture (HPCA 10)","author":"Tong","unstructured":"Tong Li et al. 2010. Operating system support for overlapping-ISA heterogeneous multi-core architectures . In 16th Intl. Symp. High-Performance Computer Architecture (HPCA 10) . 1--12. Tong Li et al. 2010. Operating system support for overlapping-ISA heterogeneous multi-core architectures. In 16th Intl. Symp. High-Performance Computer Architecture (HPCA 10). 1--12."},{"key":"e_1_3_2_1_21_1","volume-title":"Article 45 (Feb.","author":"Mittal Sparsh","year":"2016","unstructured":"Sparsh Mittal . 2016. A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors. ACM Comput. Surv. 48, 3 , Article 45 (Feb. 2016 ), 38 pages. Sparsh Mittal. 2016. A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors. ACM Comput. Surv. 48, 3, Article 45 (Feb. 2016), 38 pages."},{"key":"e_1_3_2_1_22_1","volume-title":"29th International Symposium on Computer Architecture and High Performance Computing. 121--128","author":"Daniel","unstructured":"Daniel Nemirovsky et al. 2017. A Machine Learning Approach for Performance Prediction and Scheduling on Heterogeneous CPUs . In 29th International Symposium on Computer Architecture and High Performance Computing. 121--128 . Daniel Nemirovsky et al. 2017. A Machine Learning Approach for Performance Prediction and Scheduling on Heterogeneous CPUs. In 29th International Symposium on Computer Architecture and High Performance Computing. 121--128."},{"key":"e_1_3_2_1_23_1","volume-title":"Thermal: Introduce the Hardware Feedback Interface for thermal and performance management. https:\/\/lwn.net\/Articles\/880587\/. Accessed: 2022-03-19.","author":"Neri Ricardo","year":"2022","unstructured":"Ricardo Neri . 2022 . Thermal: Introduce the Hardware Feedback Interface for thermal and performance management. https:\/\/lwn.net\/Articles\/880587\/. Accessed: 2022-03-19. Ricardo Neri. 2022. Thermal: Introduce the Hardware Feedback Interface for thermal and performance management. https:\/\/lwn.net\/Articles\/880587\/. Accessed: 2022-03-19."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056037"},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"Power-performance modeling on asymmetric multi-cores. In Proc. 2013 Int'l Conf. Compilers Architectures and Synthesis for","volume":"15","author":"Mihai Pricopi","year":"2013","unstructured":"Mihai Pricopi et al. 2013 . Power-performance modeling on asymmetric multi-cores. In Proc. 2013 Int'l Conf. Compilers Architectures and Synthesis for Embed. Syst. (CASES 13). 15 : 1 -- 15 :10. Mihai Pricopi et al. 2013. Power-performance modeling on asymmetric multi-cores. In Proc. 2013 Int'l Conf. Compilers Architectures and Synthesis for Embed. Syst. (CASES 13). 15:1--15:10.","journal-title":"Embed. Syst. (CASES 13)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxw065"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2016.12.011"},{"key":"e_1_3_2_1_28_1","volume-title":"Enabling Performance Portability of Data-Parallel OpenMP Applications on Asymmetric Multicore Processors. In 49th International Conference on Parallel Processing - ICPP. Article 51","author":"Saez Juan Carlos","year":"2020","unstructured":"Juan Carlos Saez , Fernando Castro , and Manuel Prieto-Matias . 2020 . Enabling Performance Portability of Data-Parallel OpenMP Applications on Asymmetric Multicore Processors. In 49th International Conference on Parallel Processing - ICPP. Article 51 , 11 pages. Juan Carlos Saez, Fernando Castro, and Manuel Prieto-Matias. 2020. Enabling Performance Portability of Data-Parallel OpenMP Applications on Asymmetric Multicore Processors. In 49th International Conference on Parallel Processing - ICPP. Article 51, 11 pages."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-04159-8"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"K. Van Craeynest et al. 2012. Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE). In 39th Ann. Int'l Symp. Computer Arch. (ISCA 12). 213--224. K. Van Craeynest et al. 2012. Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE). In 39th Ann. Int'l Symp. Computer Arch. (ISCA 12). 213--224.","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"K. Van Craeynest et al. 2013. Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In 22nd Int'l Conf. Parallel Arch. Compilation Techniques (PACT 13). 177--187. K. Van Craeynest et al. 2013. Fairness-aware scheduling on single-ISA heterogeneous multi-cores. In 22nd Int'l Conf. Parallel Arch. Compilation Techniques (PACT 13). 177--187.","DOI":"10.1109\/PACT.2013.6618808"},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. ACM Int'l Conf. Measurement and Modeling Comp. Syst. (SIGMETRICS 12)","author":"D. Xu","year":"2012","unstructured":"D. Xu et al. 2012 . Providing Fairness on Shared-memory Multiprocessors via Process Scheduling . In Proc. ACM Int'l Conf. Measurement and Modeling Comp. Syst. (SIGMETRICS 12) . 295--306. D. Xu et al. 2012. Providing Fairness on Shared-memory Multiprocessors via Process Scheduling. In Proc. ACM Int'l Conf. Measurement and Modeling Comp. Syst. (SIGMETRICS 12). 295--306."},{"key":"e_1_3_2_1_34_1","article-title":"A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors","volume":"16","author":"Ahmad Yasin","year":"2019","unstructured":"Ahmad Yasin et al. 2019 . A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors . ACM Trans. Archit. Code Optim. 16 , 4, Article 46 (dec 2019), 25 pages. Ahmad Yasin et al. 2019. A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors. ACM Trans. Archit. Code Optim. 16, 4, Article 46 (dec 2019), 25 pages.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_2_1_35_1","volume-title":"COLAB: A Collaborative Multi-Factor Scheduler for Asymmetric Multicore Processors. In 18th ACM\/IEEE International Symposium on Code Generation and Optimization (CGO","author":"Teng","year":"2020","unstructured":"Teng Yu et al. 2020 . COLAB: A Collaborative Multi-Factor Scheduler for Asymmetric Multicore Processors. In 18th ACM\/IEEE International Symposium on Code Generation and Optimization (CGO 2020 ). 268--279. Teng Yu et al. 2020. COLAB: A Collaborative Multi-Factor Scheduler for Asymmetric Multicore Processors. In 18th ACM\/IEEE International Symposium on Code Generation and Optimization (CGO 2020). 268--279."},{"key":"e_1_3_2_1_36_1","first-page":"4","article-title":"Cross-architecture Prediction Based Scheduling for Energy Efficient Execution on single-ISA Heterogeneous Chip-multiprocessors","volume":"39","author":"Ying Zhang","year":"2015","unstructured":"Ying Zhang et al. 2015 . Cross-architecture Prediction Based Scheduling for Energy Efficient Execution on single-ISA Heterogeneous Chip-multiprocessors . Microprocess. Microsyst. 39 , 4 (June 2015), 271--285. Ying Zhang et al. 2015. Cross-architecture Prediction Based Scheduling for Energy Efficient Execution on single-ISA Heterogeneous Chip-multiprocessors. Microprocess. Microsyst. 39, 4 (June 2015), 271--285.","journal-title":"Microprocess. Microsyst."}],"event":{"name":"APSys '22: 13th ACM SIGOPS Asia-Pacific Workshop on Systems","location":"Virtual Event Singapore","acronym":"APSys '22","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 13th ACM SIGOPS Asia-Pacific Workshop on Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546591.3547532","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3546591.3547532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:44:02Z","timestamp":1750272242000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3546591.3547532"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,23]]},"references-count":36,"alternative-id":["10.1145\/3546591.3547532","10.1145\/3546591"],"URL":"https:\/\/doi.org\/10.1145\/3546591.3547532","relation":{},"subject":[],"published":{"date-parts":[[2022,8,23]]},"assertion":[{"value":"2022-08-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}