{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:59:53Z","timestamp":1780444793722,"version":"3.54.1"},"reference-count":112,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T00:00:00Z","timestamp":1671667200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Research Foundation (\u201cDeutsche Forschungsgemeinschaft\u201d)","award":["287022738 TRR 196"],"award-info":[{"award-number":["287022738 TRR 196"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2023,3,31]]},"abstract":"<jats:p>The near-memory computing (NMC) paradigm has transpired as a promising method for overcoming the memory wall challenges of future computing architectures. Modern systems integrating 3D-stacked DRAM memory can be leveraged to prevent unnecessary data movement between the main memory and the CPU. FPGA vendors have started introducing 3D memories to their products in an effort to remain competitive on bandwidth requirements of modern memory-intensive applications. Recent NMC proposals target various types of data processing workloads such as graph processing, MapReduce, sorting, machine learning, and database analytics.<\/jats:p>\n          <jats:p>In this article, we conduct a literature survey on previous proposals of NMC systems on FPGAs integrated with 3D memories. By leveraging the high bandwidth offered from such memories together with specifically designed hardware, FPGA architectures have become a competitor to GPU solutions in terms of speed and energy efficiency. Various FPGA-based NMC designs have been proposed with software and hardware optimization methods to achieve high performance and energy efficiency. Our review investigates various aspects of NMC designs such as platforms, architectures, workloads, and tools. We identify the key challenges and open issues with future research directions.<\/jats:p>","DOI":"10.1145\/3547658","type":"journal-article","created":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T12:21:43Z","timestamp":1658146903000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9420-5450","authenticated-orcid":false,"given":"Veronia","family":"Iskandar","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Chair of Adaptive Dynamic Systems, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6282-7738","authenticated-orcid":false,"given":"Mohamed A. Abd El","family":"Ghany","sequence":"additional","affiliation":[{"name":"Electronics Department\/IES Lab, German University in Cairo\/TU Darmstadt, Darmstadt, Egypt\/Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2571-8441","authenticated-orcid":false,"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Chair of Adaptive Dynamic Systems, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"AWS. [n. d.]. AWS F1 instances. Retrieved from aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_2_3_2","unstructured":"Baidu. [n. d.]. Baidu FPGA instances. Retrieved from https:\/\/cloud.baidu.com\/product\/fpga.html."},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00070"},{"key":"e_1_3_2_6_2","unstructured":"James A. Ang Brian W. Barrett Kyle B. Wheeler and Richard C. Murphy. 2010. Introducing the graph 500. Cray Users Group (CUG) 19 (2010) 45\u201374."},{"key":"e_1_3_2_7_2","unstructured":"arm. 2020. AMBA AXI and ACE protocol specification AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite. Retrieved from www.arm.com."},{"key":"e_1_3_2_8_2","article-title":"JAFAR: Near-data processing for databases","author":"Babarinsa Oreoluwatomiwa O.","year":"2015","unstructured":"Oreoluwatomiwa O. Babarinsa and Stratos Idreos. 2015. JAFAR: Near-data processing for databases. In Proceedings of the ACM SIGMOD International Conference on Management of Data.","journal-title":"Proceedings of the ACM SIGMOD International Conference on Management of Data"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"issue":"1","key":"e_1_3_2_13_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2049662.2049663","article-title":"The university of florida sparse matrix collection","volume":"38","author":"Davis Timothy A.","year":"2011","unstructured":"Timothy A. Davis and Yifan Hu. 2011. The university of florida sparse matrix collection. ACM Trans. Math. Softw. 38, 1, Article 1 (Dec.2011), 25 pages.","journal-title":"ACM Trans. Math. Softw."},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/192161.192194"},{"key":"e_1_3_2_15_2","unstructured":"Yixiao Du Yuwei Hu Zhongchun Zhou and Zhiru Zhang. 2022. High-performance sparse linear algebra on HBM-Equipped FPGAs using HLS: A case study on SpMV. In Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201922) . 54\u201364."},{"key":"e_1_3_2_16_2","first-page":"30.6.1\u201330.6.4","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","author":"Elliott D. G.","year":"1992","unstructured":"D. G. Elliott, W. M. Snelgrove, and M. Stumm. 1992. Computational ram: A memory-simd hybrid and its application to dsp. In Proceedings of the IEEE Custom Integrated Circuits Conference. 30.6.1\u201330.6.4."},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00035"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132435"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2856636.2856639"},{"key":"e_1_3_2_22_2","unstructured":"Saugata Ghose Kevin Hsieh Amirali Boroumand Rachata Ausavarungnirun and Onur Mutlu. 2018. Enabling the adoption of processing-in-memory: Challenges mechanisms future research directions. Retrieved from http:\/\/arxiv.org\/abs\/1802.00320."},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3366708"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_25_2","unstructured":"Jan Gray. 2019. 2GRVI phalanx: A 1332-Core RISC-V RV64I processor ClusterArray with an HBM2 high-bandwidth memory system and an OpenCL-like programming model in a Xilinx VU37P FPGA (WIP report). In Proceedings of the International Conference for High Performance Computing Networking Storage and Analysis ."},{"key":"e_1_3_2_26_2","first-page":"153","article-title":"Biscuit: A framework for near-data processing of big data workloads","author":"Gu Bon-Geun","year":"2016","unstructured":"Bon-Geun Gu, Andre S. Yoon, Duck-Ho Bae, Insoon Jo, Jinyoung Lee, Jonghyun Yoon, Jeong-Uk Kang, Moonsang Kwon, Chanho Yoon, Sangyeun Cho, Jaeheon Jeong, and Duckhyun Chang. 2016. Biscuit: A framework for near-data processing of big data workloads. In Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916). 153\u2013165.","journal-title":"Proceedings of the ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916)"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218718"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00084"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00018"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00030"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643582"},{"key":"e_1_3_2_34_2","first-page":"1","article-title":"Shuhai: A tool for benchmarking high-bandwidth memory on FPGAs","author":"Huang Hongjing","year":"2021","unstructured":"Hongjing Huang, Zeke Wang, Jie Zhang, Zhenhao He, Chao Wu, Jun Xiao, and Gustavo Alonso. 2021. Shuhai: A tool for benchmarking high-bandwidth memory on FPGAs. IEEE Trans. Comput. (2021), 1\u20131.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415724"},{"key":"e_1_3_2_36_2","unstructured":"Gabriel H. Loh Nuwan Jayasena Mark H. Oskin Mark Nutter and Da Ignatowski. 2013. A processing-in-memory taxonomy and a case for studying fixed-function PIM. In Workshop on Near-Data Processing (WoNDP) . 1\u20134."},{"key":"e_1_3_2_37_2","unstructured":"Intel. 2020. Avalon interface specifications. Retrieved from https:\/\/www.intel.com\/."},{"key":"e_1_3_2_38_2","unstructured":"Intel. 2020. High-bandwidth memory (HBM2) interface intel FPGA IP user guide. Retrieved from https:\/\/www.intel.com\/."},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.14778\/3137628.3137632"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_41_2","unstructured":"Wenqi Jiang Zhenhao He Shuai Zhang Thomas B. Preu\u00dfer Kai Zeng Liang Feng Jiansong Zhang Tongxuan Liu Yong Li Jingren Zhou Ce Zhang and Gustavo Alonso. [n. d.]. MicroRec: Efficient recommendation inference by hardware and data structure solutions. Retrieved from https:\/\/arxiv.org\/abs\/2010.05894."},{"key":"e_1_3_2_42_2","doi-asserted-by":"crossref","unstructured":"Wenqi Jiang Zhenhao He Shuai Zhang Kai Zeng Liang Feng Jiansong Zhang Tongxuan Liu Yong Li Jingren Zhou Ce Zhang and Gustavo Alonso. 2021. FleetRec: Large-scale recommendation inference on hybrid GPU-FPGA clusters. In Proceedings of the 27th ACM SIGKDD Conference on Knowledge Discovery & Data Mining (KDD\u201921) .","DOI":"10.1145\/3447548.3467139"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"e_1_3_2_45_2","unstructured":"Sang-Woo Jun. 2015. BlueDBM: An appliance for big data analytics. In Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA\u201915) ."},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.39"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035946"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00013"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3097700"},{"key":"e_1_3_2_51_2","unstructured":"Jehandad Khan and Peter Athanas. [n. d.]. Creating custom network packet processing pipelines on HMC-enabled FPGAs. In Proceedings of the Third Workshop on Networking and Programming Languages (NetPL) ."},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358284"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3094125"},{"key":"e_1_3_2_58_2","doi-asserted-by":"crossref","unstructured":"Bing Li and Bonan Yan. 2019. An overview of in-memory processing with emerging non-volatile memory for data-intensive applications. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI\u201919) . 381\u2013386. DOI:https:\/\/doi.org\/10.1145\/3299874.3319452","DOI":"10.1145\/3299874.3319452"},{"key":"e_1_3_2_59_2","doi-asserted-by":"crossref","unstructured":"Bing Li Bonan Yan Chenchen Liu and Hai Li. 2019. Build reliable and efficient neuromorphic design with memristor technology. In Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASPDAC\u201919) . 224\u2013229. DOI:https:\/\/doi.org\/10.1145\/3287624.3288744","DOI":"10.1145\/3287624.3288744"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1145\/779359.779361"},{"key":"e_1_3_2_62_2","unstructured":"Chenhao Liu Zhiyuan Shao Zeke Wang Kexin Li Minkang Wu Jiajie Chen Xiaofei Liao and Hai Jin. 2021. ScalaBFS: A scalable BFS accelerator on HBM-enhanced FPGAs. Retrieved from http:\/\/arxiv.org\/abs\/2105.11754."},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280142"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.230"},{"key":"e_1_3_2_65_2","unstructured":"Guixiang Ma Yao Xiao Theodore L. Willke Nesreen K. Ahmed Shahin Nazarian and Paul Bogdan. 2020. A Vertex Cut Based Framework for Load Balancing and Parallelism Optimization in Multi-core Systems. Retrieved from https:\/\/arXiv:2010.04414."},{"key":"e_1_3_2_66_2","unstructured":"Alexander Matz Mark Hummel and Holger Fr\u00f6ning. 2016. Exploring LLVM infrastructure for simplified multi-GPU programming. In MULTIPROG Workshop Co-located with HiPEAC 2016 ."},{"key":"e_1_3_2_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.23"},{"key":"e_1_3_2_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00077"},{"key":"e_1_3_2_69_2","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"e_1_3_2_70_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02824-7"},{"key":"e_1_3_2_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00069"},{"key":"e_1_3_2_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"e_1_3_2_73_2","doi-asserted-by":"crossref","unstructured":"Alberto Parravicini Luca Giuseppe Cellamare Marco Siracusa and Marco Domenico Santambrogio. 2021. Scaling up HBM efficiency of top-K SpMV for approximate embedding similarity on FPGAs. Retrieved from http:\/\/arxiv.org\/abs\/2103.04808.","DOI":"10.1109\/DAC18074.2021.9586203"},{"key":"e_1_3_2_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_75_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_76_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439285"},{"key":"e_1_3_2_77_2","unstructured":"PicoComputing. [n. d.]. Retrieved from https:\/\/www.alpha-data.com\/dcp\/products.php?product=adm-pcie-9h7."},{"key":"e_1_3_2_78_2","unstructured":"PicoComputing. [n. d.]. Pico framework documentation. Retrieved from http:\/\/picocomputing.zendesk.com\/hc\/."},{"key":"e_1_3_2_79_2","unstructured":"Picocomputing. 2016. UltraScale-based SuperProcessor with hybrid memory cube. Retrieved from http:\/\/picocomputing.com\/ac-510-superprocessor-module."},{"key":"e_1_3_2_80_2","unstructured":"PicoComputing. 2017. SC6-Mini. Retrieved from http:\/\/picocomputing.com\/products\/picocube\/picomini\/."},{"key":"e_1_3_2_81_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.42"},{"key":"e_1_3_2_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994791"},{"key":"e_1_3_2_83_2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021752"},{"key":"e_1_3_2_84_2","volume-title":"Proceedings of the USENIX Annual Technical Conference","author":"Ruan Zhenyuan","year":"2019","unstructured":"Zhenyuan Ruan, Tong He, and Jason Cong. 2019. INSIDER: Designing in-storage computing system for emerging high-performance drive. In Proceedings of the USENIX Annual Technical Conference."},{"key":"e_1_3_2_85_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00053"},{"key":"e_1_3_2_86_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927081"},{"key":"e_1_3_2_87_2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393331"},{"key":"e_1_3_2_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989099"},{"key":"e_1_3_2_89_2","doi-asserted-by":"crossref","unstructured":"Francesco Sgherzi Alberto Parravicini Marco Siracusa and Marco Domenico Santambrogio. 2021. Solving large top-K graph eigenproblems with a memory and compute-optimized FPGA design. Retrieved from http:\/\/arxiv.org\/abs\/2103.10040.arXiv: 2103.10040.","DOI":"10.1109\/FCCM51124.2021.00017"},{"key":"e_1_3_2_90_2","article-title":"Compute express link","author":"Sharma D.","year":"2019","unstructured":"D. Sharma. 2019. Compute express link. CXL Consortium White Paper.","journal-title":"CXL Consortium White Paper"},{"key":"e_1_3_2_91_2","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989087"},{"key":"e_1_3_2_92_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102868"},{"key":"e_1_3_2_93_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00014"},{"key":"e_1_3_2_94_2","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502357"},{"key":"e_1_3_2_95_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_96_2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2856978"},{"key":"e_1_3_2_97_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124535"},{"key":"e_1_3_2_98_2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_99_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293941"},{"key":"e_1_3_2_100_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"e_1_3_2_101_2","doi-asserted-by":"publisher","DOI":"10.1145\/2629551"},{"key":"e_1_3_2_102_2","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_103_2","unstructured":"Xilinx. 2017. AXI interconnect v2.1. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/ipdocumentati-on\/axi_interconnect\/v2_1\/pg059-axi-interconnect.pdf."},{"key":"e_1_3_2_104_2","unstructured":"Xilinx. 2019. Virtex UltraScale+ HBM FPGA: A revolutionary increase in memory performance. Retrieved from https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale-plus-hbm.html."},{"key":"e_1_3_2_105_2","unstructured":"Xilinx. 2020. Alveo U280 data center accelerator card user guide. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/acceleratorcards\/ug1314-u280-reconfig-accel.pdf."},{"key":"e_1_3_2_106_2","unstructured":"Xilinx. 2020. Alveo U50 data center accelerator card user guide. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/acceleratorcards\/ug1371-u50-reconfig-accel.pdf."},{"key":"e_1_3_2_107_2","unstructured":"Xilinx. 2020. AXI high-bandwidth memory controller v1.0. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/hbm\/v1_0\/pg276-axi-hbm.pdf."},{"key":"e_1_3_2_108_2","unstructured":"Xilinx. 2020. Vitis unified software platform. Retrieved from https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/vitis-platform.html."},{"key":"e_1_3_2_109_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00028"},{"key":"e_1_3_2_110_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375312"},{"key":"e_1_3_2_111_2","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174245"},{"key":"e_1_3_2_112_2","doi-asserted-by":"publisher","DOI":"10.1145\/3409114"},{"key":"e_1_3_2_113_2","doi-asserted-by":"crossref","unstructured":"Yu Zhu Zhenhao He Wenqi Jiang Kai Zeng Jingren Zhou and Gustavo Alonso. 2021. Distributed recommendation inference on FPGA clusters. In Proceedings of the 31st International Conference on Field-Programmable Logic and Applications (FPL\u201921) .","DOI":"10.1109\/FPL53798.2021.00057"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3547658","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3547658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:43:29Z","timestamp":1750272209000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3547658"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,22]]},"references-count":112,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,3,31]]}},"alternative-id":["10.1145\/3547658"],"URL":"https:\/\/doi.org\/10.1145\/3547658","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,22]]},"assertion":[{"value":"2022-02-07","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-06-19","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}