{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T18:11:31Z","timestamp":1783534291120,"version":"3.55.0"},"reference-count":204,"publisher":"Association for Computing Machinery (ACM)","issue":"7","license":[{"start":{"date-parts":[[2022,12,15]],"date-time":"2022-12-15T00:00:00Z","timestamp":1671062400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Research Council with Horizon 2020","award":["772773 and 871465"],"award-info":[{"award-number":["772773 and 871465"]}]},{"name":"Spanish Ministry of Science and Innovation SP02","award":["PID2019-107255GB"],"award-info":[{"award-number":["PID2019-107255GB"]}]},{"name":"HiPEAC Network of Excellence"},{"DOI":"10.13039\/501100003086","name":"Basque Government","doi-asserted-by":"crossref","award":["KK-2019-00035"],"award-info":[{"award-number":["KK-2019-00035"]}],"id":[{"id":"10.13039\/501100003086","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Spanish Ministry of Economy and Competitiveness","award":["SP01"],"award-info":[{"award-number":["SP01"]}]},{"name":"Juan de la Cierva Incorporaci\u00f3n postdoctoral fellowship","award":["FJCI-2020-045931-I SP01"],"award-info":[{"award-number":["FJCI-2020-045931-I SP01"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2023,7,31]]},"abstract":"<jats:p>\u00a0Graphics Processing Unit (GPU) devices and their associated software programming languages and frameworks can deliver the computing performance required to facilitate the development of next-generation high-performance safety-critical systems such as autonomous driving systems. However, the integration of complex, parallel, and computationally demanding software functions with different safety-criticality levels on GPU devices with shared hardware resources contributes to several safety certification challenges. This survey categorizes and provides an overview of research contributions that address GPU devices\u2019 random hardware failures, systematic failures, and independence of execution.<\/jats:p>","DOI":"10.1145\/3549526","type":"journal-article","created":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T12:11:17Z","timestamp":1658232677000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["GPU Devices for Safety-Critical Systems: A Survey"],"prefix":"10.1145","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6389-648X","authenticated-orcid":false,"given":"Jon","family":"Perez-Cerrolaza","sequence":"first","affiliation":[{"name":"Ikerlan Technology Research Centre, Basque Research and Technology Alliance (BRTA), Guip\u00fazcoa, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Catalu\u00f1a, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9751-1058","authenticated-orcid":false,"given":"Leonidas","family":"Kosmidis","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Catalu\u00f1a, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2426-306X","authenticated-orcid":false,"given":"Alejandro J.","family":"Calderon","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya and Ikerlan Technology Research Centre, Basque Research and Technology Alliance (BRTA), Guip\u00fazcoa, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3344-376X","authenticated-orcid":false,"given":"Francisco","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center and Maspatechnologies S.L., Catalu\u00f1a, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5555-9712","authenticated-orcid":false,"given":"Jose Luis","family":"Flores","sequence":"additional","affiliation":[{"name":"Ikerlan Technology Research Centre, Basque Research and Technology Alliance (BRTA), Guip\u00fazcoa, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2022,12,15]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"2011. DO-178C \/ EUROCAE ED-12C - Software Considerations in Airborne Systems and Equipment Certification."},{"key":"e_1_3_1_3_2","unstructured":"2015. IEC 60050-192: International Electrotechnical Vocabulary (IEV) - Part 192: Dependability. https:\/\/www.electropedia.org\/."},{"key":"e_1_3_1_4_2","unstructured":"2018. ISO 26262-11: Road Vehicles - Functional Safety - Part 11: Guideline on application of ISO 26262 to semiconductors."},{"key":"e_1_3_1_5_2","volume-title":"NVIDIA Xavier Series System-on-Chip - Technical Reference Manual","year":"2020","unstructured":"2020. NVIDIA Xavier Series System-on-Chip - Technical Reference Manual. Report DP-09253-002. NVIDIA."},{"key":"e_1_3_1_6_2","volume-title":"R-Car H3\/M3 - User Manual (Rev.0.10)","year":"2020","unstructured":"2020. R-Car H3\/M3 - User Manual (Rev.0.10). Report. Renesas."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.55"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2015.7185039"},{"key":"e_1_3_1_9_2","volume-title":"Performance-Cost Analysis of Software Implemented Hardware Fault Tolerance Techniques","author":"Abhyankar V.","year":"2010","unstructured":"V. Abhyankar. 2010. Performance-Cost Analysis of Software Implemented Hardware Fault Tolerance Techniques. Report. University of Wisconsin Madison."},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2019.8741765"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2017.7993376"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.5555\/3294688"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250750"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715177"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854378"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2873870"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-1"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102047"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00017"},{"key":"e_1_3_1_20_2","unstructured":"ARINC. 2015. ARINC 653 - Avionics application software standard interface."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00024"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129519"},{"key":"e_1_3_1_23_2","first-page":"11","volume-title":"IEEE Trans. on Dependable and Secure Comput.","author":"Avi\u017eienis A.","year":"2004","unstructured":"A. Avi\u017eienis, J. C. Laprie, B. Randell, and C. Landwehr. 2004. Basic concepts and taxonomy of dependable and secure computing. In IEEE Trans. on Dependable and Secure Comput., Vol. 1. 11\u201333."},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-017-1111-1"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/SE4HPCS.2015.13"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3341105.3373955"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2010.5543772"},{"key":"e_1_3_1_28_2","volume-title":"Des., Automat. & Test in Europe Conf. & Exhibition (DATE)","author":"Benito M.","year":"2021","unstructured":"M. Benito et\u00a0al. 2021. Comparison of GPU computing methodologies for safety-critical systems: An avionics case study. In Des., Automat. & Test in Europe Conf. & Exhibition (DATE)."},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.5555\/940236"},{"key":"e_1_3_1_30_2","doi-asserted-by":"crossref","unstructured":"Kostiantyn Berezovskyi Fabrice Guet Luca Santinelli Konstantinos Bletsas and Eduardo Tovar. 2016. Measurement-based probabilistic timing analysis for graphics processor units(Architecture of Comput. Syst. (ARCS)). Springer Int. Publishing 223\u2013236.","DOI":"10.1007\/978-3-319-30695-7_17"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2659787.2659827"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1530-5"},{"key":"e_1_3_1_33_2","volume-title":"27th Int. Conf. on Real-Time Netw. and Syst. (RTNS)","author":"Bertogna Marko","year":"2019","unstructured":"Marko Bertogna. 2019. A view on future challenges for the real-time community (Key Note). In 27th Int. Conf. on Real-Time Netw. and Syst. (RTNS)."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.29"},{"key":"e_1_3_1_35_2","volume-title":"GPU Technol. Conf.","author":"Bramley Richard","year":"2017","unstructured":"Richard Bramley. 2017. Functional safety and the GPU. In GPU Technol. Conf.NVIDIA."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.48"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1007\/s12567-020-00321-9"},{"key":"e_1_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/1015706.1015800"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.84"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942170"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3391896"},{"key":"e_1_3_1_42_2","volume-title":"Proc. of the Int. Conf. on Embedded Softw.","author":"Capodieci Nicola","year":"2017","unstructured":"Nicola Capodieci, Roberto Cavicchioli, and Marko Bertogna. 2017. NVIDIA GPU scheduling details in virtualized environments: Work-in-progress. In Proc. of the Int. Conf. on Embedded Softw.IEEE Press."},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00021"},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139270"},{"key":"e_1_3_1_45_2","volume-title":"Use of COTS Graphical Processors (CGP) in Airborne Display Systems (CAST-29)","year":"1997","unstructured":"CAST. 1997. Use of COTS Graphical Processors (CGP) in Airborne Display Systems (CAST-29). Report."},{"key":"e_1_3_1_46_2","volume-title":"Multi-core Processors - Position Paper CAST-32A","year":"2016","unstructured":"CAST. 2016. Multi-core Processors - Position Paper CAST-32A. Report."},{"key":"e_1_3_1_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"e_1_3_1_48_2","volume-title":"31st Euromicro Conf. on Real-Time Syst. (ECRTS)","author":"Cavicchioli Roberto","year":"2019","unstructured":"Roberto Cavicchioli et\u00a0al. 2019. Novel methodologies for predictable CPU-to-GPU command offloading. In 31st Euromicro Conf. on Real-Time Syst. (ECRTS)."},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3301283"},{"key":"e_1_3_1_50_2","volume-title":"Fault Tolerant and Energy Efficient One-Sided Matrix Decompositions on Heterogeneous Systems with GPUs","author":"Chen Jieyang","year":"2019","unstructured":"Jieyang Chen. 2019. Fault Tolerant and Energy Efficient One-Sided Matrix Decompositions on Heterogeneous Systems with GPUs. Thesis."},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2016.7549404"},{"key":"e_1_3_1_52_2","doi-asserted-by":"publisher","DOI":"10.1145\/3372790"},{"key":"e_1_3_1_53_2","volume-title":"29th Euromicro Conf. on Real-Time Syst. (ECRTS)","author":"Corradi G.","year":"2017","unstructured":"G. Corradi. 2017. Tools, architectures and trends on industrial all programmable heterogeneous MPSoC (KeyNote). In 29th Euromicro Conf. on Real-Time Syst. (ECRTS)."},{"key":"e_1_3_1_54_2","volume-title":"Thermal Aware Design Techniques for Multiprocessor Architectures in Three Dimensions","author":"Cuesta David","year":"2014","unstructured":"David Cuesta. 2014. Thermal Aware Design Techniques for Multiprocessor Architectures in Three Dimensions. Thesis."},{"key":"e_1_3_1_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621133"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.308"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513907"},{"key":"e_1_3_1_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2011.50"},{"key":"e_1_3_1_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.20"},{"key":"e_1_3_1_61_2","unstructured":"EN 2011. EN50128 - Railway Applications: Communication signalling and processing systems - Software for railway control and protection systems."},{"key":"e_1_3_1_62_2","first-page":"6","volume-title":"3rd Eur. Embedded Real Time Softw. (ERTS)","author":"Erben Meinhard","year":"2006","unstructured":"Meinhard Erben, Wolf G\u00fcnther, Tobias Sedlmeier, Dieter Lederer, and Klaus-J\u00fcrgen Amsler. 2006. Legal aspects of safety designed software development, especially under European law. In 3rd Eur. Embedded Real Time Softw. (ERTS). 6."},{"key":"e_1_3_1_63_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.016"},{"key":"e_1_3_1_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"e_1_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2517633"},{"key":"e_1_3_1_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.Companion.2012.288"},{"key":"e_1_3_1_67_2","volume-title":"High Performance Comput., Netw. Storage and Anal. (SC)","author":"Fang Bo","year":"2012","unstructured":"Bo Fang, J. Wei, K. Pattabiraman, and M. Ripeanu. 2012. Towards building error resilient GPGPU applications. In High Performance Comput., Netw. Storage and Anal. (SC)."},{"key":"e_1_3_1_68_2","volume-title":"Fair Scheduling of GPU Computation Time in Virtualized Environments","author":"Fleig Tobias","year":"2016","unstructured":"Tobias Fleig. 2016. Fair Scheduling of GPU Computation Time in Virtualized Environments. Master Thesis."},{"key":"e_1_3_1_69_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342066"},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715255"},{"key":"e_1_3_1_71_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927008"},{"key":"e_1_3_1_72_2","volume-title":"Int. Conf. on Cluster Comput. (CLUSTER)","author":"Garg R.","year":"2018","unstructured":"R. Garg, A. Mohan, M. Sullivan, and G. Cooperman. 2018. CRUM: Checkpoint-restart support for CUDA\u2019s unified memory. In Int. Conf. on Cluster Comput. (CLUSTER)."},{"key":"e_1_3_1_73_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.354"},{"key":"e_1_3_1_74_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2982162"},{"key":"e_1_3_1_75_2","volume-title":"TEC-ED & TEC-SW Final Presentation Days at ESA","author":"Gonzalez-Arjona D.","unstructured":"D. Gonzalez-Arjona and G. Furano. [n.d.]. High-performance avionics solution for advanced and complex GNC systems for ADR (HIPNOS). In TEC-ED & TEC-SW Final Presentation Days at ESA."},{"key":"e_1_3_1_76_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSRS.2016.7815842"},{"key":"e_1_3_1_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941390"},{"key":"e_1_3_1_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062212"},{"key":"e_1_3_1_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"e_1_3_1_80_2","first-page":"1","volume-title":"30th Int. Conf. on Architecture of Comput. Syst. (ARCS)","author":"Hartmann C.","year":"2017","unstructured":"C. Hartmann, R. Mader, L. Michel, C. Ebert, and U. Margull. 2017. Massive parallelization of real-world automotive real-time software by GPGPU. In 30th Int. Conf. on Architecture of Comput. Syst. (ARCS). 1\u20138."},{"key":"e_1_3_1_81_2","volume-title":"Int. Symp. on High-level Parallel Programming and Appl. (HLPP)","author":"Henriksen Troels","year":"2020","unstructured":"Troels Henriksen. 2020. Bounds checking on GPU. In Int. Symp. on High-level Parallel Programming and Appl. (HLPP)."},{"key":"e_1_3_1_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-8"},{"key":"e_1_3_1_83_2","volume-title":"Real-time Scheduling for GPUs with Applications in Advanced Automotive Systems","author":"Hill Chapel","year":"2015","unstructured":"Chapel Hill. 2015. Real-time Scheduling for GPUs with Applications in Advanced Automotive Systems. Thesis."},{"key":"e_1_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_1_85_2","doi-asserted-by":"publisher","DOI":"10.1145\/3068281"},{"key":"e_1_3_1_86_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00021"},{"key":"e_1_3_1_87_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9414-8"},{"key":"e_1_3_1_88_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2016.31"},{"key":"e_1_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2017.24"},{"key":"e_1_3_1_90_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2017.8091059"},{"key":"e_1_3_1_91_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547582"},{"key":"e_1_3_1_92_2","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150989"},{"key":"e_1_3_1_93_2","unstructured":"IEC 2010. IEC 61508(-1\/7): Functional safety of electrical\/electronic\/programmable electronic safety-related systems."},{"key":"e_1_3_1_94_2","unstructured":"ISO 2011. ISO 10218-1\/2:2011 - Robots and robotic devices - Safety requirements for industrial robots."},{"key":"e_1_3_1_95_2","unstructured":"ISO 2015. ISO 13849-(1\/2): Safety of machinery - Safety-related parts of control systems 94 pages."},{"key":"e_1_3_1_96_2","unstructured":"ISO 2018. ISO 26262(-1\/11) Road vehicles - Functional safety."},{"key":"e_1_3_1_97_2","first-page":"29","volume-title":"Proc. of the IEEE Real-Time and Embedded Technol. and Appl. Symp., (RTAS)","author":"Jain S.","year":"2019","unstructured":"S. Jain, I. Baek, S. Wang, and R. Rajkumar. 2019. Fractional GPUs: Software-based compute and memory bandwidth reservation for GPUs. In Proc. of the IEEE Real-Time and Embedded Technol. and Appl. Symp., (RTAS). 29\u201341."},{"key":"e_1_3_1_98_2","first-page":"42","volume-title":"Proc. - Symp. on Comput. Architecture and High Performance Comput.","author":"Janzen J.","year":"2016","unstructured":"J. Janzen, D. Black-Schaffer, and A. Hugo. 2016. Partitioning GPUs for improved scalability. In Proc. - Symp. on Comput. Architecture and High Performance Comput.42\u201349."},{"key":"e_1_3_1_99_2","volume-title":"The Use of Multicore Processors in Airborne Systems (EASA 2011.C31)","author":"Jean X.","year":"2011","unstructured":"X. Jean, M. Gatti, G. Berthon, and M. Fumey. 2011. The Use of Multicore Processors in Airborne Systems (EASA 2011.C31). Report. EASA, Thales Avionics."},{"key":"e_1_3_1_100_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"key":"e_1_3_1_101_2","volume-title":"Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking","author":"Jia Z.","year":"2018","unstructured":"Z. Jia, M. Maggioni, B. Staiger, and D. P. Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. Report. CoRR. https:\/\/arxiv.org\/abs\/1804.06826."},{"key":"e_1_3_1_102_2","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818979"},{"key":"e_1_3_1_103_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00072"},{"key":"e_1_3_1_104_2","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"e_1_3_1_105_2","doi-asserted-by":"publisher","DOI":"10.5555\/3133690"},{"key":"e_1_3_1_106_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00064"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103143"},{"key":"e_1_3_1_108_2","volume-title":"Des., Automat. & Test in Europe Conf. & Exhibition (DATE)","author":"Kosmidis Leonidas","year":"2021","unstructured":"Leonidas Kosmidis et\u00a0al. 2021. GPU4S: Major project outcomes, lessons learnt and way forward. In Des., Automat. & Test in Europe Conf. & Exhibition (DATE)."},{"key":"e_1_3_1_109_2","unstructured":"Ronny Krashinsky Olivier Giroux Stephen Jones Nick Stam and Sridhar Ramaswamy. 2020. NVIDIA Ampere Architecture In-Depth. https:\/\/developer.nvidia.com\/blog\/nvidia-ampere-architecture-in-depth\/."},{"key":"e_1_3_1_110_2","first-page":"23","article-title":"Experiments for predictable execution of GPU kernels","author":"Kreiliger Flavio","year":"2019","unstructured":"Flavio Kreiliger, Joel Matejka, Michal Sojka, and Zdenek Hanz\u00e1lek. 2019. Experiments for predictable execution of GPU kernels. OSPERT (2019), 23.","journal-title":"OSPERT"},{"key":"e_1_3_1_111_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_1_112_2","doi-asserted-by":"publisher","DOI":"10.1109\/dsd.2015.27"},{"key":"e_1_3_1_113_2","doi-asserted-by":"publisher","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.269"},{"key":"e_1_3_1_114_2","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_1_115_2","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2509441"},{"key":"e_1_3_1_116_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00014"},{"key":"e_1_3_1_117_2","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010555"},{"key":"e_1_3_1_118_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"e_1_3_1_119_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.20"},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000150"},{"key":"e_1_3_1_121_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00070"},{"key":"e_1_3_1_122_2","volume-title":"32nd IEEE Int. Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Syst. (DFT)","author":"Mariani Riccardo","year":"2019","unstructured":"Riccardo Mariani. 2019. Challenges in AI\/ML for safety critical systems (Key Note). In 32nd IEEE Int. Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Syst. (DFT). NVIDIA."},{"key":"e_1_3_1_123_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781351117821-10"},{"key":"e_1_3_1_124_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.62"},{"key":"e_1_3_1_125_2","volume-title":"Software-Based ECC for GPUs","author":"Maruyama Naoya","year":"2009","unstructured":"Naoya Maruyama, Akira Nukada, and Satoshi Matsuoka. 2009. Software-Based ECC for GPUs. Report."},{"key":"e_1_3_1_126_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470473"},{"key":"e_1_3_1_127_2","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2012.6203712"},{"key":"e_1_3_1_128_2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4061"},{"key":"e_1_3_1_129_2","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0039-0"},{"key":"e_1_3_1_130_2","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"e_1_3_1_131_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"e_1_3_1_132_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_1_133_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2298391"},{"key":"e_1_3_1_134_2","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841913"},{"key":"e_1_3_1_135_2","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.12"},{"key":"e_1_3_1_136_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.131"},{"key":"e_1_3_1_137_2","volume-title":"Multi-Process Service","year":"2020","unstructured":"NVIDIA. 2020. Multi-Process Service. Report. NVIDIA. https:\/\/docs.nvidia.com\/deploy\/pdf\/CUDA_Multi_Process_Service_Overview.pdf."},{"key":"e_1_3_1_138_2","volume-title":"CUDA for Tegra.https:\/\/docs.nvidia.com\/cuda\/cuda-for-tegra-appnote\/index.html","author":"Corporation NVIDIA","unstructured":"NVIDIA Corporation. [n.d.]. CUDA for Tegra.https:\/\/docs.nvidia.com\/cuda\/cuda-for-tegra-appnote\/index.html. Retrieved 2022-02-10 from https:\/\/docs.nvidia.com\/cuda\/cuda-for-tegra-appnote\/index.html."},{"key":"e_1_3_1_139_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2362014"},{"key":"e_1_3_1_140_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962085"},{"key":"e_1_3_1_141_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2444855"},{"key":"e_1_3_1_142_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-5"},{"key":"e_1_3_1_143_2","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2018.8591540"},{"key":"e_1_3_1_144_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54422-9"},{"key":"e_1_3_1_145_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.3"},{"key":"e_1_3_1_146_2","volume-title":"Int. Conf. on Real-Time Netw. and Syst. (RTNS)","author":"Otterness Nathan","year":"2021","unstructured":"Nathan Otterness and James Anderson. 2021. Exploring AMD GPU scheduling details by experimenting with \u201cWorst Practices\u201d. In Int. Conf. on Real-Time Netw. and Syst. (RTNS)."},{"key":"e_1_3_1_147_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2020.10"},{"key":"e_1_3_1_148_2","volume-title":"Workshop on Operating Syst. Platforms for Embedded Real Time Syst. Appl. (OSPERT)","author":"Otterness Nathan","year":"2017","unstructured":"Nathan Otterness, Ming Yang, Tanya Amert, James Anderson, and F. Donelson Smith. 2017. Inferring the scheduling policies of an embedded CUDA GPU. In Workshop on Operating Syst. Platforms for Embedded Real Time Syst. Appl. (OSPERT)."},{"key":"e_1_3_1_149_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2989813"},{"key":"e_1_3_1_150_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON.2019.8936198"},{"key":"e_1_3_1_151_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"e_1_3_1_152_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.38"},{"key":"e_1_3_1_153_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-19584-1_1"},{"key":"e_1_3_1_154_2","doi-asserted-by":"publisher","DOI":"10.1145\/3398665"},{"key":"e_1_3_1_155_2","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2015.7133036"},{"key":"e_1_3_1_156_2","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_1_157_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2301768"},{"key":"e_1_3_1_158_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053069"},{"key":"e_1_3_1_159_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342117"},{"key":"e_1_3_1_160_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875269"},{"key":"e_1_3_1_161_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2020.2991136"},{"key":"e_1_3_1_162_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.49"},{"key":"e_1_3_1_163_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116538"},{"key":"e_1_3_1_164_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00076"},{"key":"e_1_3_1_165_2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095665"},{"key":"e_1_3_1_166_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113660"},{"key":"e_1_3_1_167_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319- 65578-9"},{"key":"e_1_3_1_168_2","doi-asserted-by":"publisher","DOI":"10.1109\/CEM.2015.7237429"},{"key":"e_1_3_1_169_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.47"},{"key":"e_1_3_1_170_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2018.5026"},{"key":"e_1_3_1_171_2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2018.2878387"},{"key":"e_1_3_1_172_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-658-29422-9"},{"key":"e_1_3_1_173_2","unstructured":"Catherine D. Schuman Thomas E. Potok Robert M. Patton J. Douglas Birdwell Mark E. Dean Garrett S. Rose and James S. Plank. 2017. A Survey of Neuromorphic Computing and Neural Networks in Hardware. arxiv:1705.06963 [cs.NE]."},{"key":"e_1_3_1_174_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-98521-3_10"},{"key":"e_1_3_1_175_2","first-page":"109","volume-title":"USENIX Annu. Technical Conf.","author":"Suzuki Yusuke","year":"2014","unstructured":"Yusuke Suzuki, Shinpei Kato, Hiroshi Yamada, and Kenji Kono. 2014. GPUvm: Why not virtualizing GPUs at the hypervisor? In USENIX Annu. Technical Conf.USENIX Association, 109\u2013120."},{"key":"e_1_3_1_176_2","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2009.78"},{"key":"e_1_3_1_177_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2975764"},{"key":"e_1_3_1_178_2","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370846"},{"key":"e_1_3_1_179_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114182"},{"key":"e_1_3_1_180_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056044"},{"key":"e_1_3_1_181_2","volume-title":"MPI-CUDA Applications Checkpointing","author":"Toan Nguyen","year":"2010","unstructured":"Nguyen Toan, Tatsuo Nomura, Hideyuki Jitsumoto, Naoya Maruyama, Toshio Endo, and Satoshi Matsuoka. 2010. MPI-CUDA Applications Checkpointing. Report. IPSJ SIG Technical Report."},{"key":"e_1_3_1_182_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-5906-5_511"},{"key":"e_1_3_1_183_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203793"},{"key":"e_1_3_1_184_2","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196002"},{"key":"e_1_3_1_185_2","first-page":"660","volume-title":"37th IEEE Int. Conf. on Comput. Des. (ICCD)","author":"Trompouki Matina Maria","year":"2019","unstructured":"Matina Maria Trompouki and Leonidas Kosmidis. 2019. BRASIL: A high-integrity GPGPU toolchain for automotive systems. In 37th IEEE Int. Conf. on Comput. Des. (ICCD). IEEE, 660\u2013663."},{"key":"e_1_3_1_186_2","volume-title":"Summary of Radiation Test Data for Several GPUs","author":"Troxel I.","year":"2019","unstructured":"I. Troxel, J. Schaefer, M. Gruber, and P. Gauvin. 2019. Summary of Radiation Test Data for Several GPUs. Report."},{"key":"e_1_3_1_187_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00041"},{"key":"e_1_3_1_188_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482077"},{"key":"e_1_3_1_189_2","first-page":"335","volume-title":"21st Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)","author":"Ubal R.","year":"2012","unstructured":"R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli. 2012. Multi2Sim: A simulation framework for CPU-GPU computing. In 21st Int. Conf. on Parallel Architectures and Compilation Techniques (PACT). 335\u2013344."},{"key":"e_1_3_1_190_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046209"},{"key":"e_1_3_1_191_2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368665"},{"key":"e_1_3_1_192_2","first-page":"73","volume-title":"Int. Symp. on Comput. Architecture (ISCA)","author":"Wadden J.","year":"2014","unstructured":"J. Wadden, A. Lyashevsky, S. Gurumurthi, V. Sridharan, and K. Skadron. 2014. Real-world design and evaluation of compiler-managed GPU redundant multithreading. In Int. Symp. on Comput. Architecture (ISCA). 73\u201384."},{"key":"e_1_3_1_193_2","doi-asserted-by":"publisher","DOI":"10.1109\/DASC43569.2019.9081770"},{"key":"e_1_3_1_194_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771811"},{"key":"e_1_3_1_195_2","first-page":"119","volume-title":"Proc. of the Int. Conf. on Supercomputing","author":"Wu B.","year":"2015","unstructured":"B. Wu, G. Chen, D. Li, X. Shen, and J. Vetter. 2015. Enabling and exploiting flexible task assignment on GPU through SM-centric program transformations. In Proc. of the Int. Conf. on Supercomputing, Vol. 2015-June. 119\u2013130."},{"key":"e_1_3_1_196_2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604090"},{"key":"e_1_3_1_197_2","volume-title":"Body of Knowledge for Graphics Processing Units (GPUs)","author":"Wyrwas Edward","year":"2018","unstructured":"Edward Wyrwas. 2018. Body of Knowledge for Graphics Processing Units (GPUs). Report. NASA."},{"key":"e_1_3_1_198_2","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2020.2978889"},{"key":"e_1_3_1_199_2","volume-title":"Device Reliability Report (UG116) - Second Half 2020","year":"2020","unstructured":"Xilinx. 2020. Device Reliability Report (UG116) - Second Half 2020. Report. Xilinx."},{"key":"e_1_3_1_200_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-012-1220-5"},{"key":"e_1_3_1_201_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2018.20"},{"key":"e_1_3_1_202_2","first-page":"80","volume-title":"IEEE Real-Time Syst. Symp. RTSS","author":"Yang Ming","year":"2018","unstructured":"Ming Yang et\u00a0al. 2018. Making OpenVX really \u201cReal Time\u201d. In IEEE Real-Time Syst. Symp. RTSS. 80\u201393."},{"key":"e_1_3_1_203_2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.36"},{"key":"e_1_3_1_204_2","volume-title":"Unveiled: BMW\u2019s Scalable AV Architecture","author":"Yoshida Junko","year":"2020","unstructured":"Junko Yoshida. 2020. Unveiled: BMW\u2019s Scalable AV Architecture. TechOnline, IEEE."},{"key":"e_1_3_1_205_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.infsof.2020.106296"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3549526","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3549526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:11Z","timestamp":1750186811000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3549526"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,15]]},"references-count":204,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2023,7,31]]}},"alternative-id":["10.1145\/3549526"],"URL":"https:\/\/doi.org\/10.1145\/3549526","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,15]]},"assertion":[{"value":"2021-05-23","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-06-03","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-12-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}