{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:48:10Z","timestamp":1750308490823,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T00:00:00Z","timestamp":1662940800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-20-2-7009"],"award-info":[{"award-number":["FA8650-20-2-7009"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF-2112665"],"award-info":[{"award-number":["CCF-2112665"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,9,12]]},"DOI":"10.1145\/3551901.3556489","type":"proceedings-article","created":{"date-parts":[[2022,9,6]],"date-time":"2022-09-06T22:11:12Z","timestamp":1662502272000},"page":"119-126","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms"],"prefix":"10.1145","author":[{"given":"Hadi","family":"Esmaeilzadeh","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Soroush","family":"Ghodrati","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Joon Kyung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Sean","family":"Kinzer","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Sayak","family":"Kundu","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Rohan","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Susmita Dey","family":"Manasi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]},{"given":"Zhiang","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA, USA"}]},{"given":"Ziqing","family":"Zeng","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}]}],"member":"320","published-online":{"date-parts":[[2022,9,12]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Proc. ICCAD","author":"Agnesina A.","year":"2020","unstructured":"A. Agnesina VLSI Placement Parameter Optimization using Deep Reinforcement Learning\" , Proc. ICCAD , 2020 , pp. 1 -- 9 . A. Agnesina et al.,\"VLSI Placement Parameter Optimization using Deep Reinforcement Learning\", Proc. ICCAD, 2020, pp. 1--9."},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. ICCAD","author":"Bai C.","year":"2021","unstructured":"C. Bai : RISC-V BOOM Microarchitecture Design Space Exploration Framework \", Proc. ICCAD , 2021 . C. Bai et al., \"BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework\", Proc. ICCAD, 2021."},{"key":"e_1_3_2_1_3_1","volume-title":"A Highly Configurable Hardware\/Software Stack for DNN Inference Acceleration\", arXiv:2111.15024","author":"Banerjee S.","year":"2020","unstructured":"S. Banerjee ,\" A Highly Configurable Hardware\/Software Stack for DNN Inference Acceleration\", arXiv:2111.15024 , 2020 . S. Banerjee et al.,\"A Highly Configurable Hardware\/Software Stack for DNN Inference Acceleration\", arXiv:2111.15024, 2020."},{"issue":"10","key":"e_1_3_2_1_4_1","first-page":"281","article-title":"Random Search for Hyper-parameter Optimization","volume":"13","author":"Bergstra J.","year":"2012","unstructured":"J. Bergstra and Y. Bengio ,\" Random Search for Hyper-parameter Optimization \", Journal of Machine Learning Research , 13 ( 10 ), 2012 , pp. 281 -- 305 . J. Bergstra and Y. Bengio,\"Random Search for Hyper-parameter Optimization\", Journal of Machine Learning Research, 13(10), 2012, pp. 281--305.","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_2_1_5_1","first-page":"578","volume-title":"Proc. OSDI","author":"Chen T.","year":"2018","unstructured":"T. Chen : An Automated End-to-End Optimizing Compiler for Deep Learning \", Proc. OSDI , 2018 , pp. 578 -- 594 . T. Chen et al.,\"TVM: An Automated End-to-End Optimizing Compiler for Deep Learning\", Proc. OSDI, 2018, pp. 578--594."},{"key":"e_1_3_2_1_6_1","first-page":"129","volume-title":"Proc. FCCM","author":"Dai S.","year":"2018","unstructured":"S. Dai , Proc. FCCM , 2018 , pp. 129 -- 132 . S. Dai et al.,\"Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning\", Proc. FCCM, 2018, pp. 129--132."},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"Proc. ICCAD","author":"Esmaeilzadeh H.","year":"2021","unstructured":"H. Esmaeilzadeh : An Open-Source Flow for Automated ML Hardware Synthesis \", Proc. ICCAD , 2021 , pp. 1 -- 8 . H. Esmaeilzadeh et al.,\"VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis\", Proc. ICCAD, 2021, pp. 1--8."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Proc. ISCA","author":"Jouppi N. P.","year":"2017","unstructured":"N. P. Jouppi Analysis of a Tensor Processing Unit \", Proc. ISCA , 2017 , pp. 1 -- 12 . N. P. Jouppi et al.,\"In-datacenter Performance Analysis of a Tensor Processing Unit\", Proc. ISCA, 2017, pp. 1--12."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"#cr-split#-e_1_3_2_1_11_1.1","doi-asserted-by":"crossref","unstructured":"M. J. van der Laan etal \"Super Learner'' Statistical Applications in Genetics and Molecular Biology. 2007;6(1). https:\/\/doi.org\/10.2202\/1544--6115.1309 10.2202\/1544--6115.1309","DOI":"10.2202\/1544-6115.1309"},{"key":"#cr-split#-e_1_3_2_1_11_1.2","doi-asserted-by":"crossref","unstructured":"M. J. van der Laan et al. \"Super Learner'' Statistical Applications in Genetics and Molecular Biology. 2007;6(1). https:\/\/doi.org\/10.2202\/1544--6115.1309","DOI":"10.2202\/1544-6115.1309"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273512"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. MICRO","author":"Li S.","year":"2009","unstructured":"S. Li : An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures \", Proc. MICRO , 2009 . S. Li et al.,\"McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures\", Proc. MICRO, 2009."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045442"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531299"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446050"},{"issue":"8","key":"e_1_3_2_1_17_1","first-page":"1844","article-title":"NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients","volume":"28","author":"Manasi S. D.","year":"2018","unstructured":"S. D. Manasi , \" NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients \", IEEE TVLSI 28 ( 8 ) ( 2018 ), pp. 1844 -- 1857 . S. D. Manasi et al., \"NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients\", IEEE TVLSI 28(8) (2018), pp. 1844--1857.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2928962"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431539"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853196"},{"key":"e_1_3_2_1_21_1","first-page":"294","volume-title":"Proc. MICRO","author":"Wang H.","year":"2002","unstructured":"H. Wang : A Power-Performance Simulator for Interconnection Networks \", Proc. MICRO , 2002 , pp. 294 -- 395 . H. Wang et al.,\"Orion: A Power-Performance Simulator for Interconnection Networks\", Proc. MICRO, 2002, pp. 294--395."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375306"},{"key":"e_1_3_2_1_23_1","volume-title":"DNN Is Not All You Need: Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors\", arXiv:2107.09448","author":"Tabanelli E.","year":"2021","unstructured":"E. Tabanelli ,\" DNN Is Not All You Need: Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors\", arXiv:2107.09448 , 2021 .https:\/\/arxiv.org\/abs\/2107.09448. E. Tabanelli et al.,\"DNN Is Not All You Need: Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors\", arXiv:2107.09448, 2021.https:\/\/arxiv.org\/abs\/2107.09448."},{"key":"e_1_3_2_1_24_1","unstructured":"VeriGood-ML https:\/\/github.com\/VeriGOOD-ML\/public.  VeriGood-ML https:\/\/github.com\/VeriGOOD-ML\/public."},{"key":"e_1_3_2_1_25_1","unstructured":"AutoML: Automatic Machine Learning https:\/\/docs.h2o.ai\/h2o\/latest-stable\/h2o-docs\/automl.html.  AutoML: Automatic Machine Learning https:\/\/docs.h2o.ai\/h2o\/latest-stable\/h2o-docs\/automl.html."},{"key":"e_1_3_2_1_26_1","unstructured":"\"VTA Hardware Design Stack\" https:\/\/github.com\/pasqoc\/incubator-tvm-vta.  \"VTA Hardware Design Stack\" https:\/\/github.com\/pasqoc\/incubator-tvm-vta."}],"event":{"name":"MLCAD '22: 2022 ACM\/IEEE Workshop on Machine Learning for CAD","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"Virtual Event China","acronym":"MLCAD '22"},"container-title":["Proceedings of the 2022 ACM\/IEEE Workshop on Machine Learning for CAD"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3551901.3556489","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3551901.3556489","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3551901.3556489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:43:35Z","timestamp":1750272215000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3551901.3556489"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,12]]},"references-count":27,"alternative-id":["10.1145\/3551901.3556489","10.1145\/3551901"],"URL":"https:\/\/doi.org\/10.1145\/3551901.3556489","relation":{},"subject":[],"published":{"date-parts":[[2022,9,12]]},"assertion":[{"value":"2022-09-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}