{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:13:08Z","timestamp":1750219988778,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T00:00:00Z","timestamp":1667433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,11,3]]},"DOI":"10.1145\/3557988.3569715","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T17:09:28Z","timestamp":1674839368000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Automated Design Methodology for Computational SRAM Dedicated to Highly Data-Centric Applications"],"prefix":"10.1145","author":[{"given":"A.","family":"Philippe","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciampolini","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Philippe","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gerbaud","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ramirez-Corrales","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Egloff","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Giraud","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-P.","family":"Noel","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_2_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2018","unstructured":"J. L. Hennessy and D. A. Patterson . 2018 . Computer Architecture: A Quantitative Approach . 6 th edition. J. L. Hennessy and D. A. Patterson. 2018. Computer Architecture: A Quantitative Approach. 6th edition.","edition":"6"},{"key":"e_1_3_2_1_3_1","first-page":"213","article-title":"A flexible SRAM compiler for embedded application. In 6th International Conference on Solid-State and Integrated Circuit Technology","volume":"1","year":"2001","unstructured":"Yong Liu and Zhiqiang Gao. 2001 . A flexible SRAM compiler for embedded application. In 6th International Conference on Solid-State and Integrated Circuit Technology . Proceedings , Vol. 1 , pp. 213 -- 216 . Yong Liu and Zhiqiang Gao. 2001. A flexible SRAM compiler for embedded application. In 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings, Vol.1, pp. 213--216.","journal-title":"Proceedings"},{"issue":"3","key":"e_1_3_2_1_4_1","first-page":"43","article-title":"In-memory computing: Advances and prospects","volume":"11","author":"Verma N.","year":"2019","unstructured":"N. Verma 2019 . In-memory computing: Advances and prospects . In SSCM , vol. 11 , No. 3 , pp. 43 -- 55 . N. Verma et al. 2019. In-memory computing: Advances and prospects. In SSCM, vol. 11, No. 3, pp. 43--55.","journal-title":"SSCM"},{"issue":"1","key":"e_1_3_2_1_5_1","first-page":"76","article-title":"A 28-nm Compute SRAM With Bit-Serial Logic\/Arithmetic Operations for Programmable In-Memory Vector Computing","volume":"55","author":"Wang J.","year":"2020","unstructured":"J. Wang 2020 . A 28-nm Compute SRAM With Bit-Serial Logic\/Arithmetic Operations for Programmable In-Memory Vector Computing . In JSSC , vol. 55 , No. 1 , pp. 76 -- 86 . J. Wang et al. 2020. A 28-nm Compute SRAM With Bit-Serial Logic\/Arithmetic Operations for Programmable In-Memory Vector Computing. In JSSC, vol. 55, No. 1, pp. 76--86.","journal-title":"JSSC"},{"issue":"1","key":"e_1_3_2_1_6_1","first-page":"217","article-title":"CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks","volume":"54","author":"Biswas A.","year":"2019","unstructured":"A. Biswas and A. P. Chandrakasan . 2019 . CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks . In JSSC , Vol. 54 , No. 1 , pp. 217 -- 230 . A. Biswas and A. P. Chandrakasan. 2019. CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks. In JSSC, Vol. 54, No. 1, pp. 217--230.","journal-title":"JSSC"},{"issue":"6","key":"e_1_3_2_1_7_1","first-page":"1789","article-title":"A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute","volume":"54","author":"Valavi H.","year":"2019","unstructured":"H. Valavi 2019 . A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute . In JSSC , Vol. 54 , No. 6 , pp. 1789 -- 1799 . H. Valavi et al. 2019. A 64-tile 2.4-Mb in-memory-computing CNN accelerator employing charge-domain compute. In JSSC, Vol. 54, No. 6, pp. 1789--1799.","journal-title":"JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/MC.2013.418"},{"key":"e_1_3_2_1_9_1","first-page":"1634","volume-title":"DATE","author":"Kooli M.","year":"2018","unstructured":"M. Kooli 2018 . Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM Interfaces . In DATE , pp. 1634 -- 1639 . M. Kooli et al. 2018. Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM Interfaces. In DATE, pp. 1634--1639."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/VLSI-SoC.2019.8920373"},{"unstructured":"R. Gauchi etal 2020. Exploration of a Scalable Vector-based In-Memory Computing Architecture via a System-on-Chip Evaluation Framework. In ISLPED.  R. Gauchi et al. 2020. Exploration of a Scalable Vector-based In-Memory Computing Architecture via a System-on-Chip Evaluation Framework. In ISLPED.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","first-page":"118","article-title":"A 2.9--33.0 TOPS\/W Reconfigurable 1-D\/2-D Compute-Near-Memory Inference Accelerator in 10-nm FinFET CMOS","volume":"3","author":"Ekin Sumbul H.","year":"2020","unstructured":"H. Ekin Sumbul 2020 . A 2.9--33.0 TOPS\/W Reconfigurable 1-D\/2-D Compute-Near-Memory Inference Accelerator in 10-nm FinFET CMOS . In SSCL , Vol. 3 , pp. 118 -- 121 . H. Ekin Sumbul et al. 2020. A 2.9--33.0 TOPS\/W Reconfigurable 1-D\/2-D Compute-Near-Memory Inference Accelerator in 10-nm FinFET CMOS. In SSCL, Vol. 3, pp. 118--121.","journal-title":"SSCL"},{"key":"e_1_3_2_1_13_1","first-page":"1187","volume-title":"DATE","author":"Noel J.-P.","year":"2020","unstructured":"J.-P. Noel 2020 . Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Effecient Vector Processing , In DATE , pp. 1187 -- 1192 . J.-P. Noel et al. 2020. Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Effecient Vector Processing, In DATE, pp. 1187--1192."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"acronym":"ICCAD '22","name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California"},"container-title":["Proceedings of the 24th ACM\/IEEE Workshop on System Level Interconnect Pathfinding"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3557988.3569715","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3557988.3569715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:31Z","timestamp":1750182571000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3557988.3569715"}},"subtitle":["Invited Paper"],"short-title":[],"issued":{"date-parts":[[2022,11,3]]},"references-count":13,"alternative-id":["10.1145\/3557988.3569715","10.1145\/3557988"],"URL":"https:\/\/doi.org\/10.1145\/3557988.3569715","relation":{},"subject":[],"published":{"date-parts":[[2022,11,3]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}