{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:53:55Z","timestamp":1780674835658,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T00:00:00Z","timestamp":1667433600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,11,3]]},"DOI":"10.1145\/3557988.3569716","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T17:09:28Z","timestamp":1674839368000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Opportunities of Chip Power Integrity and Performance Improvement through Wafer Backside (BS) Connection"],"prefix":"10.1145","author":[{"given":"Rongmei","family":"Chen","sequence":"first","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giuliano","family":"Sisto","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Odysseas","family":"Zografos","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dragomir","family":"Milojevic","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pieter","family":"Weckx","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geert","family":"Van der Plas","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Beyne","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2022.3146125"},{"key":"e_1_3_2_1_2_1","volume-title":"Jun.","author":"Mertens H.","year":"2021","unstructured":"H. Mertens , , \" Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17nm N-P Space\" 2021 Symposium on VLSI Technology , Jun. 2021 . H. Mertens, et al., \"Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17nm N-P Space\" 2021 Symposium on VLSI Technology, Jun. 2021."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830492"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/iitc52079.2022.9881286"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2018.2868421"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830177"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830328"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/iitc51362.2021.9537541"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9371905"},{"key":"e_1_3_2_1_10_1","volume-title":"2022 IEEE International Electron Devices Meeting (IEDM)","author":"Chen R.","year":"2022","unstructured":"R. Chen D and 3D ICs at A14 Node Designed with Back-side Power Delivery Network,\" 2022 IEEE International Electron Devices Meeting (IEDM) , Dec. 2022 . R. Chen et al., \"Power, Performance, Area and Thermal Analysis of 2D and 3D ICs at A14 Node Designed with Back-side Power Delivery Network,\" 2022 IEEE International Electron Devices Meeting (IEDM), Dec. 2022."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720528"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/edtm.2019.8731234"},{"key":"e_1_3_2_1_13_1","volume-title":"2022 IEEE International Electron Devices Meeting (IEDM)","author":"Veloso A.","year":"2022","unstructured":"A. Veloso 2022 IEEE International Electron Devices Meeting (IEDM) , Dec. 2022 . A. Veloso et al., \"Insights into Scaled Logic Devices Connected from Both Wafer Sides\" 2022 IEEE International Electron Devices Meeting (IEDM), Dec. 2022."}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","location":"San Diego California","acronym":"ICCAD '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 24th ACM\/IEEE Workshop on System Level Interconnect Pathfinding"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3557988.3569716","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3557988.3569716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:31Z","timestamp":1750182571000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3557988.3569716"}},"subtitle":["Invited Paper"],"short-title":[],"issued":{"date-parts":[[2022,11,3]]},"references-count":13,"alternative-id":["10.1145\/3557988.3569716","10.1145\/3557988"],"URL":"https:\/\/doi.org\/10.1145\/3557988.3569716","relation":{},"subject":[],"published":{"date-parts":[[2022,11,3]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}