{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T04:50:05Z","timestamp":1774932605482,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,8]],"date-time":"2022-10-08T00:00:00Z","timestamp":1665187200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Government of Canada?s New Frontiers in Research Fund","award":["NFRFE-2019-00503"],"award-info":[{"award-number":["NFRFE-2019-00503"]}]},{"name":"NSERC","award":["RGPIN-06516, DGECR00303"],"award-info":[{"award-number":["RGPIN-06516, DGECR00303"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,8]]},"DOI":"10.1145\/3559009.3569663","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T14:02:50Z","timestamp":1674828170000},"page":"439-450","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Combining Run-Time Checks and Compile-Time Analysis to Improve Control Flow Auto-Vectorization"],"prefix":"10.1145","author":[{"given":"Bangtian","family":"Liu","sequence":"first","affiliation":[{"name":"University of Toronto, Canada"}]},{"given":"Avery","family":"Laird","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}]},{"given":"Wai Hung","family":"Tsang","sequence":"additional","affiliation":[{"name":"IBM, Canada"}]},{"given":"Bardia","family":"Mahjour","sequence":"additional","affiliation":[{"name":"IBM, Canada"}]},{"given":"Maryam Mehri","family":"Dehnavi","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/190347.190423"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2980983.2908111"},{"key":"e_1_3_2_1_4_1","unstructured":"Joseph CH Park and Mike Schlansker. 1991. On Predicated Execution. (1991).  Joseph CH Park and Mike Schlansker. 1991. On Predicated Execution. (1991)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.63"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863748"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_9_1","unstructured":"Agner Fog. 2022. Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/instruction_tables.pdf  Agner Fog. 2022. Lists of instruction latencies throughputs and micro-operation breakdowns for Intel AMD and VIA CPUs. https:\/\/www.agner.org\/optimize\/instruction_tables.pdf"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"R. Gupta E. Mehofer and Y. Zhang. 2002. Profile Guided Compiler Optimizations. In The Compiler Design Handbook: Optimizations and Machine Code generation. CRC Press.  R. Gupta E. Mehofer and Y. Zhang. 2002. Profile Guided Compiler Optimizations. In The Compiler Design Handbook: Optimizations and Machine Code generation. CRC Press.","DOI":"10.1201\/9781420040579.ch4"},{"key":"e_1_3_2_1_11_1","volume-title":"Whole-Function Vectorization. In Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization (CGO '11)","author":"Karrenberg Ralf","year":"2011","unstructured":"Ralf Karrenberg and Sebastian Hack . 2011 . Whole-Function Vectorization. In Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization (CGO '11) . IEEE Computer Society, USA, 141--150. Ralf Karrenberg and Sebastian Hack. 2011. Whole-Function Vectorization. In Proceedings of the 9th Annual IEEE\/ACM International Symposium on Code Generation and Optimization (CGO '11). IEEE Computer Society, USA, 141--150."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145824"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/567532.567555"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.48"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494995"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.68"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302516.3307357"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192413"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3207719.3207721"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-022-04359-w"},{"key":"e_1_3_2_1_23_1","unstructured":"LLVM Project. 2022. llvm::BranchProbabilityInfo Class Reference. https:\/\/llvm.org\/doxygen\/classllvm_1_1BranchProbabilityInfo.html.  LLVM Project. 2022. llvm::BranchProbabilityInfo Class Reference. https:\/\/llvm.org\/doxygen\/classllvm_1_1BranchProbabilityInfo.html."},{"key":"e_1_3_2_1_24_1","unstructured":"LLVM Project. 2022. Vectorization Plan. https:\/\/llvm.org\/docs\/Proposals\/VectorizationPlan.html.  LLVM Project. 2022. Vectorization Plan. https:\/\/llvm.org\/docs\/Proposals\/VectorizationPlan.html."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079098"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299055"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.33"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.002"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007559022013"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Nigel Stephens Stuart Biles Matthias Boettcher Jacob Eapen Mbou Eyole Giacomo Gabrielli Matt Horsnell Grigorios Magklis Alejandro Martinez Nathanael Premillieu etal 2017. The ARM scalable vector extension. IEEE micro 37 2 (2017) 26--39.  Nigel Stephens Stuart Biles Matthias Boettcher Jacob Eapen Mbou Eyole Giacomo Gabrielli Matt Horsnell Grigorios Magklis Alejandro Martinez Nathanael Premillieu et al. 2017. The ARM scalable vector extension. IEEE micro 37 2 (2017) 26--39.","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2523721.2523769"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3331059"},{"key":"e_1_3_2_1_33_1","volume-title":"Efficient Symbolic Analysis for Optimizing Compilers","author":"van Engelen Robert A.","unstructured":"Robert A. van Engelen . 2001. Efficient Symbolic Analysis for Optimizing Compilers . In Compiler Construction, Reinhard Wilhelm (Ed.). Springer Berlin Heidelberg , Berlin, Heidelberg , 118--132. Robert A. van Engelen. 2001. Efficient Symbolic Analysis for Optimizing Compilers. In Compiler Construction, Reinhard Wilhelm (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 118--132."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2886101","article-title":"A compiler approach for exploiting partial SIMD parallelism","volume":"13","author":"Zhou Hao","year":"2016","unstructured":"Hao Zhou and Jingling Xue . 2016 . A compiler approach for exploiting partial SIMD parallelism . ACM Transactions on Architecture and Code Optimization (TACO) 13 , 1 (2016), 1 -- 26 . Hao Zhou and Jingling Xue. 2016. A compiler approach for exploiting partial SIMD parallelism. ACM Transactions on Architecture and Code Optimization (TACO) 13, 1 (2016), 1--26.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"}],"event":{"name":"PACT '22: International Conference on Parallel Architectures and Compilation Techniques","location":"Chicago Illinois","acronym":"PACT '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569663","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3559009.3569663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:38Z","timestamp":1750186958000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569663"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,8]]},"references-count":34,"alternative-id":["10.1145\/3559009.3569663","10.1145\/3559009"],"URL":"https:\/\/doi.org\/10.1145\/3559009.3569663","relation":{},"subject":[],"published":{"date-parts":[[2022,10,8]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}