{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:13Z","timestamp":1750220173123,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,8]],"date-time":"2022-10-08T00:00:00Z","timestamp":1665187200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1908793,2211018,1763681,1931531"],"award-info":[{"award-number":["1908793,2211018,1763681,1931531"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,8]]},"DOI":"10.1145\/3559009.3569684","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T14:02:50Z","timestamp":1674828170000},"page":"359-371","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Athena"],"prefix":"10.1145","author":[{"given":"Seyed Armin Vakil","family":"Ghahani","sequence":"first","affiliation":[{"name":"University of Michigan"}]},{"given":"Soheil","family":"Khadirsharbiyani","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]},{"given":"Jagadish B.","family":"Kotra","sequence":"additional","affiliation":[{"name":"AMD Research"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"unstructured":"Reto Achermann and Ashish Panwar. 2020. HashJoin Workload. https:\/\/github.com\/mitosis-project\/mitosis-workload-hashjoin  Reto Achermann and Ashish Panwar. 2020. HashJoin Workload. https:\/\/github.com\/mitosis-project\/mitosis-workload-hashjoin","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/3373376.3378468"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_3_2_1_4_1","volume-title":"AMD64 Architecture Programmer's Manual","author":"AMD Inc. 2018.","year":"2012","unstructured":"AMD Inc. 2018. AMD64 Architecture Programmer's Manual , Volume 2 . http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/ 2012 \/10\/24593_APM_v21.pdf. AMD Inc. 2018. AMD64 Architecture Programmer's Manual, Volume 2. http:\/\/amd-dev.wpengine.netdna-cdn.com\/wordpress\/media\/2012\/10\/24593_APM_v21.pdf."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/3289187"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/3085572"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1815961.1815970"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2000064.2000101"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2485922.2485943"},{"unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arXiv:1508.03619 [cs.DC]  Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arXiv:1508.03619 [cs.DC]","key":"e_1_3_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2540708.2540741"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/3093336.3037705"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/HPCA.2011.5749717"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1736020.1736060"},{"volume-title":"Benchmarking Modern Multiprocessors. Ph. D. Dissertation","author":"Bienia Christian","unstructured":"Christian Bienia . 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation . Princeton University . Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph. D. Dissertation. Princeton University.","key":"e_1_3_2_1_15_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1609\/icwsm.v4i1.14033"},{"unstructured":"Jonathan Corbet. 2011. Transparent Hugepage Support. https:\/\/lwn.net\/Articles\/423584\/  Jonathan Corbet. 2011. Transparent Hugepage Support. https:\/\/lwn.net\/Articles\/423584\/","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/3093337.3037704"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_20_1","volume-title":"The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Duplyakin Dmitry","year":"2019","unstructured":"Dmitry Duplyakin , Robert Ricci , Aleksander Maricq , Gary Wong , Jonathon Duerig , Eric Eide , Leigh Stoller , Mike Hibler , David Johnson , Kirk Webb , Aditya Akella , Kuangching Wang , Glenn Ricart , Larry Landweber , Chip Elliott , Michael Zink , Emmanuel Cecchet , Snigdhaswin Kar , and Prabodh Mishra . 2019 . The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19) . USENIX Association, Renton, WA, 1--14. Dmitry Duplyakin, Robert Ricci, Aleksander Maricq, Gary Wong, Jonathon Duerig, Eric Eide, Leigh Stoller, Mike Hibler, David Johnson, Kirk Webb, Aditya Akella, Kuangching Wang, Glenn Ricart, Larry Landweber, Chip Elliott, Michael Zink, Emmanuel Cecchet, Snigdhaswin Kar, and Prabodh Mishra. 2019. The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 1--14."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/2851553.2851572"},{"doi-asserted-by":"crossref","unstructured":"A. Eisenman L. Cherkasova G. Magalhaes Q. Cai and S. Katti. 2016. Parallel Graph Processing on Modern Multi-core Servers: New Findings and Remaining Challenges. In 2016 IEEE 24th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE Computer Society Los Alamitos CA USA 49--58.  A. Eisenman L. Cherkasova G. Magalhaes Q. Cai and S. Katti. 2016. Parallel Graph Processing on Modern Multi-core Servers: New Findings and Remaining Challenges. In 2016 IEEE 24th International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE Computer Society Los Alamitos CA USA 49--58.","key":"e_1_3_2_1_22_1","DOI":"10.1109\/MASCOTS.2016.66"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/MM.2016.10"},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (Philadelphia, PA) (USENIX ATC'14). USENIX Association, USA, 231--242","author":"Gaud Fabien","year":"2014","unstructured":"Fabien Gaud , Baptiste Lepers , Jeremie Decouchant , Justin Funston , Alexandra Fedorova , and Vivien Qu\u00e9ma . 2014 . Large Pages May Be Harmful on NUMA Systems . In Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (Philadelphia, PA) (USENIX ATC'14). USENIX Association, USA, 231--242 . Fabien Gaud, Baptiste Lepers, Jeremie Decouchant, Justin Funston, Alexandra Fedorova, and Vivien Qu\u00e9ma. 2014. Large Pages May Be Harmful on NUMA Systems. In Proceedings of the 2014 USENIX Conference on USENIX Annual Technical Conference (Philadelphia, PA) (USENIX ATC'14). USENIX Association, USA, 231--242."},{"unstructured":"Intel. 2022. Intel\u00ae Optane\u2122 DC Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html  Intel. 2022. Intel\u00ae Optane\u2122 DC Persistent Memory. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/optane-dc-persistent-memory.html","key":"e_1_3_2_1_25_1"},{"unstructured":"Intel Corporation. 2015. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B. http:\/\/tinyurl.com\/intel-x86-3b.  Intel Corporation. 2015. Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B. http:\/\/tinyurl.com\/intel-x86-3b.","key":"e_1_3_2_1_26_1"},{"unstructured":"John Johnston. 2015. Biobench input data sets. https:\/\/github.com\/reiverjohn\/biobench2\/blob\/master\/MUMmer\/input\/inputData.tgz  John Johnston. 2015. Biobench input data sets. https:\/\/github.com\/reiverjohn\/biobench2\/blob\/master\/MUMmer\/input\/inputData.tgz","key":"e_1_3_2_1_27_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1145\/2749469.2749471"},{"unstructured":"Jason Lowe-Power Abdul Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby R. Bruce Daniel Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David A. Wood Hongil Yoon and \u00c9der F. Zulian. 2020. The gem5 Simulator: Version 20.0+. arXiv:2007.03152 [cs.AR]  Jason Lowe-Power Abdul Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby R. Bruce Daniel Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David A. Wood Hongil Yoon and \u00c9der F. Zulian. 2020. The gem5 Simulator: Version 20.0+. arXiv:2007.03152 [cs.AR]","key":"e_1_3_2_1_29_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1145\/3352460.3358294"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1101\/gr.107524.110"},{"unstructured":"Micron. 2022. Micron DDR4 SDRAM Datasheet - MT40A2G4. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/8gb_ddr4_sdram.pdf  Micron. 2022. Micron DDR4 SDRAM Datasheet - MT40A2G4. https:\/\/www.micron.com\/-\/media\/client\/global\/documents\/products\/data-sheet\/dram\/ddr4\/8gb_ddr4_sdram.pdf","key":"e_1_3_2_1_32_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1145\/3296957.3173203"},{"volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society","author":"Papadopoulou M.","unstructured":"M. Papadopoulou , X. Tong , A. Seznec , and A. Moshovos . 2015. Prediction-based superpage-friendly TLB designs . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society , Los Alamitos, CA, USA, 210--222. M. Papadopoulou, X. Tong, A. Seznec, and A. Moshovos. 2015. Prediction-based superpage-friendly TLB designs. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, Los Alamitos, CA, USA, 210--222.","key":"e_1_3_2_1_34_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1109\/ISCA45697.2020.00079"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1145\/3140659.3080217"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_37_1","DOI":"10.1145\/3503222.3507718"},{"unstructured":"PARSEC. 2012. Canneal Netlist Generator. https:\/\/parsec.cs.princeton.edu\/download\/other\/canneal_netlist.pl  PARSEC. 2012. Canneal Netlist Generator. https:\/\/parsec.cs.princeton.edu\/download\/other\/canneal_netlist.pl","key":"e_1_3_2_1_38_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_39_1","DOI":"10.1109\/MICRO.2012.32"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_40_1","DOI":"10.1145\/2830772.2830773"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_41_1","DOI":"10.5555\/3539845.3540172"},{"volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture","author":"Ryoo Jee Ho","unstructured":"Jee Ho Ryoo , Nagendra Gulur , Shuang Song , and Lizy K. John . 2017. Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB . In Proceedings of the 44th Annual International Symposium on Computer Architecture ( Toronto, ON, Canada) (ISCA '17). Association for Computing Machinery, New York, NY, USA, 469--480. Jee Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy K. John. 2017. Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA '17). Association for Computing Machinery, New York, NY, USA, 469--480.","key":"e_1_3_2_1_42_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_43_1","DOI":"10.1109\/IISWC.2015.29"},{"volume-title":"2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society","author":"Shahri S.","unstructured":"S. Shahri , S. Armin Vakil Ghahani, and A. Kolli. 2020. (Almost) Fence-less Persist Ordering . In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society , Los Alamitos, CA, USA, 539--554. S. Shahri, S. Armin Vakil Ghahani, and A. Kolli. 2020. (Almost) Fence-less Persist Ordering. In 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE Computer Society, Los Alamitos, CA, USA, 539--554.","key":"e_1_3_2_1_44_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_45_1","DOI":"10.1145\/3373376.3378493"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_46_1","DOI":"10.1145\/3470496.3527430"},{"key":"e_1_3_2_1_47_1","volume-title":"PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future. Kyoto.","author":"Tramm John R","year":"2014","unstructured":"John R Tramm , Andrew R Siegel , Tanzima Islam , and Martin Schulz . 2014 . XS-Bench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis . In PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future. Kyoto. John R Tramm, Andrew R Siegel, Tanzima Islam, and Martin Schulz. 2014. XS-Bench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis. In PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future. Kyoto."},{"unstructured":"Ubuntu. 2020. Ubuntu Server. https:\/\/www.ubuntu.com\/server  Ubuntu. 2020. Ubuntu Server. https:\/\/www.ubuntu.com\/server","key":"e_1_3_2_1_48_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_49_1","DOI":"10.1109\/LCA.2017.2762660"},{"key":"e_1_3_2_1_50_1","volume-title":"Proc. ACM Meas. Anal. Comput. Syst. 4, 2, Article 33 (jun","author":"Vakil Ghahani Seyed Armin","year":"2020","unstructured":"Seyed Armin Vakil Ghahani , Mahmut Taylan Kandemir , and Jagadish B. Kotra . 2020. DSM: A Case for Hardware-Assisted Merging of DRAM Rows with Same Content . Proc. ACM Meas. Anal. Comput. Syst. 4, 2, Article 33 (jun 2020 ), 26 pages. Seyed Armin Vakil Ghahani, Mahmut Taylan Kandemir, and Jagadish B. Kotra. 2020. DSM: A Case for Hardware-Assisted Merging of DRAM Rows with Same Content. Proc. ACM Meas. Anal. Comput. Syst. 4, 2, Article 33 (jun 2020), 26 pages."},{"key":"e_1_3_2_1_51_1","volume-title":"Making Belady-Inspired Replacement Policies More Effective Using Expected Hit Count. CoRR abs\/1808.05024","author":"Vakil-Ghahani Seyed Armin","year":"2018","unstructured":"Seyed Armin Vakil-Ghahani , Sara Mahdizadeh-Shahri , Mohammad Bakhshalipour , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2018. Making Belady-Inspired Replacement Policies More Effective Using Expected Hit Count. CoRR abs\/1808.05024 ( 2018 ). arXiv:1808.05024 http:\/\/arxiv.org\/abs\/1808.05024 Seyed Armin Vakil-Ghahani, Sara Mahdizadeh-Shahri, Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2018. Making Belady-Inspired Replacement Policies More Effective Using Expected Hit Count. CoRR abs\/1808.05024 (2018). arXiv:1808.05024 http:\/\/arxiv.org\/abs\/1808.05024"},{"unstructured":"Wikichip. 2017. Intel Skylake micro-architecture details. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server)#Memory_Hierarchy  Wikichip. 2017. Intel Skylake micro-architecture details. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server)#Memory_Hierarchy","key":"e_1_3_2_1_52_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_53_1","DOI":"10.1145\/3307650.3322223"}],"event":{"sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"],"acronym":"PACT '22","name":"PACT '22: International Conference on Parallel Architectures and Compilation Techniques","location":"Chicago Illinois"},"container-title":["Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569684","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3559009.3569684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:45Z","timestamp":1750186845000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569684"}},"subtitle":["An Early-Fetch Architecture to Reduce on-Chip Page Walk Latencies"],"short-title":[],"issued":{"date-parts":[[2022,10,8]]},"references-count":53,"alternative-id":["10.1145\/3559009.3569684","10.1145\/3559009"],"URL":"https:\/\/doi.org\/10.1145\/3559009.3569684","relation":{},"subject":[],"published":{"date-parts":[[2022,10,8]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}