{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T22:52:29Z","timestamp":1773355949393,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,8]],"date-time":"2022-10-08T00:00:00Z","timestamp":1665187200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,8]]},"DOI":"10.1145\/3559009.3569687","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T14:02:50Z","timestamp":1674828170000},"page":"494-504","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Breaking the Vendor Lock"],"prefix":"10.1145","author":[{"given":"Johannes","family":"Doerfert","sequence":"first","affiliation":[{"name":"Argonne National Laboratory"}]},{"given":"Marc","family":"Jasper","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Joseph","family":"Huber","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Khaled","family":"Abdelaal","sequence":"additional","affiliation":[{"name":"University of Oklahoma"}]},{"given":"Giorgis","family":"Georgakoudis","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Thomas","family":"Scogland","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Konstantinos","family":"Parasyris","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2012. The OpenCL Specification. https:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.2.pdf.  2012. The OpenCL Specification. https:\/\/www.khronos.org\/registry\/cl\/specs\/opencl-1.2.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"Aksel Alpay. 2022. hipSYCL - a SYCL implementation for CPUs and GPUs. https:\/\/github.com\/illuhad\/hipSYCL.  Aksel Alpay. 2022. hipSYCL - a SYCL implementation for CPUs and GPUs. https:\/\/github.com\/illuhad\/hipSYCL."},{"key":"e_1_3_2_1_3_1","unstructured":"AMD. 2022. AMD HIP Programming Model. https:\/\/github.com\/ROCm-Developer-Tools\/HIP.  AMD. 2022. AMD HIP Programming Model. https:\/\/github.com\/ROCm-Developer-Tools\/HIP."},{"key":"e_1_3_2_1_4_1","volume-title":"MILC Code Performance on High End CPU and GPU Supercomputer Clusters. In EPJ Web of Conferences. EDP Sciences.","author":"DeTar Carleton","year":"2018","unstructured":"Carleton DeTar , Steven Gottlieb , Ruizi Li , and Doug Toussaint . 2018 . MILC Code Performance on High End CPU and GPU Supercomputer Clusters. In EPJ Web of Conferences. EDP Sciences. Carleton DeTar, Steven Gottlieb, Ruizi Li, and Doug Toussaint. 2018. MILC Code Performance on High End CPU and GPU Supercomputer Clusters. In EPJ Web of Conferences. EDP Sciences."},{"key":"e_1_3_2_1_5_1","unstructured":"Gregory Frederick Diamos A Kerr and M Kesavan. 2009. Translating GPU binaries to tiered SIMD architectures with Ocelot. (2009).  Gregory Frederick Diamos A Kerr and M Kesavan. 2009. Translating GPU binaries to tiered SIMD architectures with Ocelot. (2009)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458744.3473358"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2010.5547126"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2014.07.003"},{"key":"e_1_3_2_1_10_1","unstructured":"Khronos Group. 2022. The OpenGL Specification. https:\/\/www.opengl.org\/.  Khronos Group. 2022. The OpenGL Specification. https:\/\/www.opengl.org\/."},{"key":"e_1_3_2_1_11_1","unstructured":"Khronos Group. 2022. The Vulkan Specification. https:\/\/www.vulkan.org\/.  Khronos Group. 2022. The Vulkan Specification. https:\/\/www.vulkan.org\/."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2206.07896"},{"key":"e_1_3_2_1_13_1","volume-title":"COX: CUDA on X86 by Exposing Warp-Level Functions to CPUs. CoRR abs\/2112.10034","author":"Han Ruobing","year":"2021","unstructured":"Ruobing Han , Jaewon Lee , Jaewoong Sim , and Hyesoon Kim . 2021 . COX: CUDA on X86 by Exposing Warp-Level Functions to CPUs. CoRR abs\/2112.10034 (2021). arXiv:2112.10034 https:\/\/arxiv.org\/abs\/2112.10034 Ruobing Han, Jaewon Lee, Jaewoong Sim, and Hyesoon Kim. 2021. COX: CUDA on X86 by Exposing Warp-Level Functions to CPUs. CoRR abs\/2112.10034 (2021). arXiv:2112.10034 https:\/\/arxiv.org\/abs\/2112.10034"},{"key":"e_1_3_2_1_14_1","volume-title":"Supporting CUDA for an extended RISC-V GPU architecture. CoRR abs\/2109.00673","author":"Han Ruobing","year":"2021","unstructured":"Ruobing Han , Blaise Tine , Jaewon Lee , Jaewoong Sim , and Hyesoon Kim . 2021. Supporting CUDA for an extended RISC-V GPU architecture. CoRR abs\/2109.00673 ( 2021 ). arXiv:2109.00673 https:\/\/arxiv.org\/abs\/2109.00673 Ruobing Han, Blaise Tine, Jaewon Lee, Jaewoong Sim, and Hyesoon Kim. 2021. Supporting CUDA for an extended RISC-V GPU architecture. CoRR abs\/2109.00673 (2021). arXiv:2109.00673 https:\/\/arxiv.org\/abs\/2109.00673"},{"key":"e_1_3_2_1_15_1","volume-title":"The RAJA Portability Layer: Overview and Status","author":"Hornung RD","unstructured":"RD Hornung and JA Keasler . 2014. The RAJA Portability Layer: Overview and Status . Technical Report. Lawrence Livermore National Laboratory (LLNL), Livermore, CA. RD Hornung and JA Keasler. 2014. The RAJA Portability Layer: Overview and Status. Technical Report. Lawrence Livermore National Laboratory (LLNL), Livermore, CA."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.2172\/1117905"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO53902.2022.9741290"},{"key":"e_1_3_2_1_18_1","unstructured":"Portland Group International. 2022. PGI CUDA C\/C++ for x86. https:\/\/developer.nvidia.com\/pgi-cuda-cc-x86.  Portland Group International. 2022. PGI CUDA C\/C++ for x86. https:\/\/developer.nvidia.com\/pgi-cuda-cc-x86."},{"key":"e_1_3_2_1_19_1","unstructured":"ISO\/IEC. 2017. ISO International Standard ISO\/IEC 14882:2017 - Programming Languages - C++. https:\/\/www.iso.org\/standard\/68564.html.  ISO\/IEC. 2017. ISO International Standard ISO\/IEC 14882:2017 - Programming Languages - C++. https:\/\/www.iso.org\/standard\/68564.html."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-12597-3_2"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.48"},{"key":"e_1_3_2_1_22_1","unstructured":"OpenMP ARB. 2008. OpenMP Application Programming Interface Version 5.2. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5-2.pdf. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5-2.pdf  OpenMP ARB. 2008. OpenMP Application Programming Interface Version 5.2. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5-2.pdf. https:\/\/www.openmp.org\/wp-content\/uploads\/OpenMP-API-Specification-5-2.pdf"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503221.3508416"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458744.3473356"},{"key":"e_1_3_2_1_25_1","volume-title":"SYCL: Single-source C++ accelerator programming. In Parallel Computing: On the Road to Exascale","author":"Reyes Ruyman","year":"2016","unstructured":"Ruyman Reyes and Victor Lom\u00fcller . 2016 . SYCL: Single-source C++ accelerator programming. In Parallel Computing: On the Road to Exascale . IOS Press , 673--682. Ruyman Reyes and Victor Lom\u00fcller. 2016. SYCL: Single-source C++ accelerator programming. In Parallel Computing: On the Road to Exascale. IOS Press, 673--682."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.anucene.2014.07.048"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-85262-7_11"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-15976-8_3"},{"key":"e_1_3_2_1_30_1","volume-title":"XSBench - The Development and Verification of A Performance Abstraction for Monte Carlo Reactor Analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR)","author":"Tramm John R.","year":"2014","unstructured":"John R. Tramm , Andrew R. Siegel , Tanzima Islam , and Martin Schulz . 2014. XSBench - The Development and Verification of A Performance Abstraction for Monte Carlo Reactor Analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR) ( 2014 ). John R. Tramm, Andrew R. Siegel, Tanzima Islam, and Martin Schulz. 2014. XSBench - The Development and Verification of A Performance Abstraction for Monte Carlo Reactor Analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR) (2014)."},{"key":"e_1_3_2_1_31_1","volume-title":"The OpenMP Cluster Programming Model. In The Second Workshop on LLVM in Parallel Processing (LLPP).","author":"Yviquel Herv\u00e9","year":"2022","unstructured":"Herv\u00e9 Yviquel , Marcio Pereira , Em\u00edlio Francesquini , Guilherme Valarini , Gustavo Leite , Pedro Rosso , Rodrigo Ceccato , Carla Cusihualpa , Vitoria Dias , Sandro Rigo , 2022 . The OpenMP Cluster Programming Model. In The Second Workshop on LLVM in Parallel Processing (LLPP). Herv\u00e9 Yviquel, Marcio Pereira, Em\u00edlio Francesquini, Guilherme Valarini, Gustavo Leite, Pedro Rosso, Rodrigo Ceccato, Carla Cusihualpa, Vitoria Dias, Sandro Rigo, et al. 2022. The OpenMP Cluster Programming Model. In The Second Workshop on LLVM in Parallel Processing (LLPP)."}],"event":{"name":"PACT '22: International Conference on Parallel Architectures and Compilation Techniques","location":"Chicago Illinois","acronym":"PACT '22","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"]},"container-title":["Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569687","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3559009.3569687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:45Z","timestamp":1750186845000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569687"}},"subtitle":["Performance Portable Programming through OpenMP as Target Independent Runtime Layer"],"short-title":[],"issued":{"date-parts":[[2022,10,8]]},"references-count":31,"alternative-id":["10.1145\/3559009.3569687","10.1145\/3559009"],"URL":"https:\/\/doi.org\/10.1145\/3559009.3569687","relation":{},"subject":[],"published":{"date-parts":[[2022,10,8]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}