{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:13Z","timestamp":1750220173218,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,8]],"date-time":"2022-10-08T00:00:00Z","timestamp":1665187200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Research Council of Norway","award":["302279"],"award-info":[{"award-number":["302279"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,8]]},"DOI":"10.1145\/3559009.3569692","type":"proceedings-article","created":{"date-parts":[[2023,1,27]],"date-time":"2023-01-27T14:02:50Z","timestamp":1674828170000},"page":"548-549","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["A Specialized BTB Organization for Servers"],"prefix":"10.1145","author":[{"given":"Truls","family":"Asheim","sequence":"first","affiliation":[{"name":"NTNU, Norway"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"University of Edinburgh, UK"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"NTNU, Norway"}]}],"member":"320","published-online":{"date-parts":[[2023,1,27]]},"reference":[{"volume-title":"HPCA'13","unstructured":"James Bonanno et al. 2013. Two level bulk preload branch prediction . In HPCA'13 . James Bonanno et al. 2013. Two level bulk preload branch prediction. In HPCA'13.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","volume-title":"Evolution of the Samsung Exynos CPU Microarchitecture. In ISCA'20","author":"Grayson B.","year":"2020","unstructured":"B. Grayson 2020 . Evolution of the Samsung Exynos CPU Microarchitecture. In ISCA'20 . B. Grayson et al. 2020. Evolution of the Samsung Exynos CPU Microarchitecture. In ISCA'20."},{"volume-title":"ISCA'15","unstructured":"Svilen Kanev et al. 2015. Profiling a Warehouse-Scale Computer . In ISCA'15 . Svilen Kanev et al. 2015. Profiling a Warehouse-Scale Computer. In ISCA'15.","key":"e_1_3_2_1_3_1"},{"volume-title":"Boomerang: A Metadata-Free Architecture for Control Flow Delivery. In HPCA'17","unstructured":"Rakesh Kumar et al. 2017 . Boomerang: A Metadata-Free Architecture for Control Flow Delivery. In HPCA'17 . Rakesh Kumar et al. 2017. Boomerang: A Metadata-Free Architecture for Control Flow Delivery. In HPCA'17.","key":"e_1_3_2_1_4_1"},{"volume-title":"ASPLOS'18","unstructured":"Rakesh Kumar et al. 2018. Blasting through the Front-End Bottleneck with Shotgun . In ASPLOS'18 . Rakesh Kumar et al. 2018. Blasting through the Front-End Bottleneck with Shotgun. In ASPLOS'18.","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","first-page":"2","article-title":"2020. The Arm Neoverse N1 Platform","volume":"40","year":"2020","unstructured":"Andrea Pellegrini . 2020. The Arm Neoverse N1 Platform : Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC. IEEE Micro 40 , 2 ( 2020 ). Andrea Pellegrini et al. 2020. The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC. IEEE Micro 40, 2 (2020).","journal-title":"Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC. IEEE Micro"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MICRO.1999.809439"},{"volume-title":"Delta Branch Target Buffer. In MICRO'21","unstructured":"Niranjan K Soundararajan et al. 2021. PDede: Partitioned, Deduplicated , Delta Branch Target Buffer. In MICRO'21 . Niranjan K Soundararajan et al. 2021. PDede: Partitioned, Deduplicated, Delta Branch Target Buffer. In MICRO'21.","key":"e_1_3_2_1_8_1"},{"key":"e_1_3_2_1_9_1","first-page":"2","article-title":"2020. The AMD \"Zen 2","volume":"40","year":"2020","unstructured":"David Suggs . 2020. The AMD \"Zen 2 \" Processor. IEEE Micro 40 , 2 ( 2020 ). David Suggs et al. 2020. The AMD \"Zen 2\" Processor. IEEE Micro 40, 2 (2020).","journal-title":"Processor. IEEE Micro"}],"event":{"sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IFIP WG 10.3 IFIP WG 10.3","IEEE CS"],"acronym":"PACT '22","name":"PACT '22: International Conference on Parallel Architectures and Compilation Techniques","location":"Chicago Illinois"},"container-title":["Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569692","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3559009.3569692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:00:45Z","timestamp":1750186845000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3559009.3569692"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,8]]},"references-count":9,"alternative-id":["10.1145\/3559009.3569692","10.1145\/3559009"],"URL":"https:\/\/doi.org\/10.1145\/3559009.3569692","relation":{},"subject":[],"published":{"date-parts":[[2022,10,8]]},"assertion":[{"value":"2023-01-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}