{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:38:29Z","timestamp":1769755109743,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,11,7]],"date-time":"2022-11-07T00:00:00Z","timestamp":1667779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100004453","name":"German Federal Ministry of Education and Research (BMBF)","doi-asserted-by":"publisher","award":["16KIS1389K"],"award-info":[{"award-number":["16KIS1389K"]}],"id":[{"id":"10.13039\/100004453","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,11,11]]},"DOI":"10.1145\/3560834.3563827","type":"proceedings-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T04:06:51Z","timestamp":1667534811000},"page":"55-63","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["On-Chip Side-Channel Analysis of the Loop PUF"],"prefix":"10.1145","author":[{"given":"Lars","family":"Tebelmann","sequence":"first","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}]},{"given":"Moritz","family":"Wettermann","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}]},{"given":"Michael","family":"Pehl","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Munich, Germany"}]}],"member":"320","published-online":{"date-parts":[[2022,11,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"2019 Austrochip Workshop on Microelectronics (Austrochip). 29--34","author":"Andrej Trost Michel","year":"2019","unstructured":"Michel Adami? and Andrej Trost . 2019 . A Fast High-Resolution Time-to-Digital Converter Implemented in a Zynq 7010 SoC . In 2019 Austrochip Workshop on Microelectronics (Austrochip). 29--34 . Michel Adami? and Andrej Trost. 2019. A Fast High-Resolution Time-to-Digital Converter Implemented in a Zynq 7010 SoC. In 2019 Austrochip Workshop on Microelectronics (Austrochip). 29--34."},{"key":"e_1_3_2_2_2_1","volume-title":"2012 15th Euromicro Conference on Digital System Design. 156--162","author":"Cherif Z.","unstructured":"Z. Cherif , J. Danger , S. Guilley , and L. Bossuet . 2012. An Easy-to-Design PUF Based on a Single Oscillator: The Loop PUF . In 2012 15th Euromicro Conference on Digital System Design. 156--162 . Z. Cherif, J. Danger, S. Guilley, and L. Bossuet. 2012. An Easy-to-Design PUF Based on a Single Oscillator: The Loop PUF. In 2012 15th Euromicro Conference on Digital System Design. 156--162."},{"key":"e_1_3_2_2_3_1","volume-title":"OPAL: On-the-go Physical Attack Lab to Evaluate Power Side-channel Vulnerabilities on FPGAs. In 2021 IEEE Physical Assurance and Inspection of Electronics (PAINE). 1--8.","author":"Elnaggar Rana","year":"2021","unstructured":"Rana Elnaggar , Sayak Ray , Majid Sabbagh , Bilgiday Yuce , Terry Wang , and Jason Fung . 2021 . OPAL: On-the-go Physical Attack Lab to Evaluate Power Side-channel Vulnerabilities on FPGAs. In 2021 IEEE Physical Assurance and Inspection of Electronics (PAINE). 1--8. Rana Elnaggar, Sayak Ray, Majid Sabbagh, Bilgiday Yuce, Terry Wang, and Jason Fung. 2021. OPAL: On-the-go Physical Attack Lab to Evaluate Power Side-channel Vulnerabilities on FPGAs. In 2021 IEEE Physical Assurance and Inspection of Electronics (PAINE). 1--8."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2019.2933214"},{"key":"e_1_3_2_2_5_1","volume-title":"2016 International Conference on Field-Programmable Technology (FPT). 12--19","author":"Gnad D. R. E.","unstructured":"D. R. E. Gnad , F. Oboril , S. Kiamehr , and M. B. Tahoori . 2016. Analysis of transient voltage fluctuations in FPGAs . In 2016 International Conference on Field-Programmable Technology (FPT). 12--19 . D. R. E. Gnad, F. Oboril, S. Kiamehr, and M. B. Tahoori. 2016. Analysis of transient voltage fluctuations in FPGAs. In 2016 International Conference on Field-Programmable Technology (FPT). 12--19."},{"key":"e_1_3_2_2_6_1","volume-title":"2019 International Conference on ReConFigurable Computing and FPGAs. 1--8.","author":"Gravellier J.","unstructured":"J. Gravellier , J. Dutertre , Y. Teglia , and P. Loubet-Moundi . 2019. High-Speed Ring Oscillator based Sensors for Remote Side-Channel Attacks on FPGAs . In 2019 International Conference on ReConFigurable Computing and FPGAs. 1--8. J. Gravellier, J. Dutertre, Y. Teglia, and P. Loubet-Moundi. 2019. High-Speed Ring Oscillator based Sensors for Remote Side-Channel Attacks on FPGAs. In 2019 International Conference on ReConFigurable Computing and FPGAs. 1--8."},{"key":"e_1_3_2_2_7_1","volume-title":"SoK: Remote Power Analysis. In The 16th International Conference on Availability, Reliability and Security","author":"Mart'inez-Rodr'iguez Macarena C.","year":"2021","unstructured":"Macarena C. Mart'inez-Rodr'iguez , Ignacio M. Delgado-Lozano , and Billy Bob Brumley . 2021 . SoK: Remote Power Analysis. In The 16th International Conference on Availability, Reliability and Security ( Vienna, Austria , 2021) (ARES 2021). Association for Computing Machinery, New York, NY, USA, Article 7, 12 pages. Macarena C. Mart'inez-Rodr'iguez, Ignacio M. Delgado-Lozano, and Billy Bob Brumley. 2021. SoK: Remote Power Analysis. In The 16th International Conference on Availability, Reliability and Security (Vienna, Austria, 2021) (ARES 2021). Association for Computing Machinery, New York, NY, USA, Article 7, 12 pages."},{"key":"e_1_3_2_2_8_1","volume-title":"Semi-invasive EM Attack on FPGA RO PUFs and Countermeasures. In 6th Workshop on Embedded Systems Security (WESS'2011)","author":"Merli Dominik","year":"2011","unstructured":"Dominik Merli , Dieter Schuster , Frederic Stumpf , and Georg Sigl . 2011 a. Semi-invasive EM Attack on FPGA RO PUFs and Countermeasures. In 6th Workshop on Embedded Systems Security (WESS'2011) . ACM. Dominik Merli, Dieter Schuster, Frederic Stumpf, and Georg Sigl. 2011a. Semi-invasive EM Attack on FPGA RO PUFs and Countermeasures. In 6th Workshop on Embedded Systems Security (WESS'2011). ACM."},{"key":"e_1_3_2_2_9_1","series-title":"Lecture Notes in Computer Science","volume-title":"Trust and Trustworthy Computing, , Jonathan M","author":"Merli Dominik","unstructured":"Dominik Merli , Dieter Schuster , Frederic Stumpf , and Georg Sigl . 2011b. Side-Channel Analysis of PUFs and Fuzzy Extractors . In Trust and Trustworthy Computing, , Jonathan M . McCune, Boris Balacheff, Adrian Perrig, Ahmad-Reza Sadeghi, Angela Sasse, and Yolanta Beres (Eds.). Number 6740 in Lecture Notes in Computer Science . Springer Berlin Heidelberg , 33--47. Dominik Merli, Dieter Schuster, Frederic Stumpf, and Georg Sigl. 2011b. Side-Channel Analysis of PUFs and Fuzzy Extractors. In Trust and Trustworthy Computing, , Jonathan M. McCune, Boris Balacheff, Adrian Perrig, Ahmad-Reza Sadeghi, Angela Sasse, and Yolanta Beres (Eds.). Number 6740 in Lecture Notes in Computer Science. Springer Berlin Heidelberg, 33--47."},{"key":"e_1_3_2_2_10_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1639--1644","author":"Moini Shayan","year":"2021","unstructured":"Shayan Moini , Shanquan Tian , Daniel Holcomb , Jakub Szefer , and Russell Tessier . 2021 . Remote Power Side-Channel Attacks on BNN Accelerators in FPGAs. In 2021 Design , Automation Test in Europe Conference Exhibition (DATE). 1639--1644 . Shayan Moini, Shanquan Tian, Daniel Holcomb, Jakub Szefer, and Russell Tessier. 2021. Remote Power Side-Channel Attacks on BNN Accelerators in FPGAs. In 2021 Design, Automation Test in Europe Conference Exhibition (DATE). 1639--1644."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2016.7541835"},{"key":"e_1_3_2_2_12_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1111--1116","author":"Schellenberg F.","unstructured":"F. Schellenberg , D. R. E. Gnad , A. Moradi , and M. B. Tahoori . 2018. An inside job: Remote power analysis attacks on FPGAs. In 2018 Design , Automation Test in Europe Conference Exhibition (DATE). 1111--1116 . F. Schellenberg, D. R. E. Gnad, A. Moradi, and M. B. Tahoori. 2018. An inside job: Remote power analysis attacks on FPGAs. In 2018 Design, Automation Test in Europe Conference Exhibition (DATE). 1111--1116."},{"key":"e_1_3_2_2_13_1","volume-title":"Self-secured PUF: Protecting the Loop PUF by Masking","author":"Tebelmann Lars","unstructured":"Lars Tebelmann , Jean-Luc Danger , and Michael Pehl . 2020. Self-secured PUF: Protecting the Loop PUF by Masking . In Constructive Side-Channel Analysis and Secure Design, Guido Marco Bertoni and Francesco Regazzoni (Eds.). Springer International Publishing , 293--314. Lars Tebelmann, Jean-Luc Danger, and Michael Pehl. 2020. Self-secured PUF: Protecting the Loop PUF by Masking. In Constructive Side-Channel Analysis and Secure Design, Guido Marco Bertoni and Francesco Regazzoni (Eds.). Springer International Publishing, 293--314."},{"key":"e_1_3_2_2_14_1","volume-title":"Cloud FPGA Security with RO-Based Primitives. In 2020 International Conference on Field-Programmable Technology (ICFPT). 154--158","author":"Tian Shanquan","year":"2020","unstructured":"Shanquan Tian , Andrew Krzywosz , Ilias Giechaskiel , and Jakub Szefer . 2020 . Cloud FPGA Security with RO-Based Primitives. In 2020 International Conference on Field-Programmable Technology (ICFPT). 154--158 . Shanquan Tian, Andrew Krzywosz, Ilias Giechaskiel, and Jakub Szefer. 2020. Cloud FPGA Security with RO-Based Primitives. In 2020 International Conference on Field-Programmable Technology (ICFPT). 154--158."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2045901"},{"key":"e_1_3_2_2_16_1","volume-title":"FPGA-Based Remote Power Side-Channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP). 229--244","author":"Zhao M.","unstructured":"M. Zhao and G. E. Suh . 2018 . FPGA-Based Remote Power Side-Channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP). 229--244 . M. Zhao and G. E. Suh. 2018. FPGA-Based Remote Power Side-Channel Attacks. In 2018 IEEE Symposium on Security and Privacy (SP). 229--244."}],"event":{"name":"CCS '22: 2022 ACM SIGSAC Conference on Computer and Communications Security","location":"Los Angeles CA USA","acronym":"CCS '22","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3560834.3563827","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3560834.3563827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:09Z","timestamp":1750182549000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3560834.3563827"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,7]]},"references-count":16,"alternative-id":["10.1145\/3560834.3563827","10.1145\/3560834"],"URL":"https:\/\/doi.org\/10.1145\/3560834.3563827","relation":{},"subject":[],"published":{"date-parts":[[2022,11,7]]},"assertion":[{"value":"2022-11-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}