{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T16:18:18Z","timestamp":1778343498272,"version":"3.51.4"},"reference-count":297,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2023,3,6]],"date-time":"2023-03-06T00:00:00Z","timestamp":1678060800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,3,31]]},"abstract":"<jats:p>Artificial intelligence (AI) and machine learning (ML) techniques have been increasingly used in several fields to improve performance and the level of automation. In recent years, this use has exponentially increased due to the advancement of high-performance computing and the ever increasing size of data. One of such fields is that of hardware design\u2014specifically the design of digital and analog integrated circuits, where AI\/ ML techniques have been extensively used to address ever-increasing design complexity, aggressive time to market, and the growing number of ubiquitous interconnected devices. However, the security concerns and issues related to integrated circuit design have been highly overlooked. In this article, we summarize the state-of-the-art in AI\/ML for circuit design\/optimization, security and engineering challenges, research in security-aware computer-aided design\/electronic design automation, and future research directions and needs for using AI\/ML for security-aware circuit design.<\/jats:p>","DOI":"10.1145\/3563391","type":"journal-article","created":{"date-parts":[[2022,9,13]],"date-time":"2022-09-13T14:31:40Z","timestamp":1663079500000},"page":"1-57","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5208-9874","authenticated-orcid":false,"given":"David","family":"Koblah","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5952-4093","authenticated-orcid":false,"given":"Rabin","family":"Acharya","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4494-5914","authenticated-orcid":false,"given":"Daniel","family":"Capecci","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6879-8624","authenticated-orcid":false,"given":"Olivia","family":"Dizon-Paradis","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3752-2358","authenticated-orcid":false,"given":"Shahin","family":"Tajik","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0151-1307","authenticated-orcid":false,"given":"Fatemeh","family":"Ganji","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, Worcester, MA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0471-177X","authenticated-orcid":false,"given":"Damon","family":"Woodard","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-7320","authenticated-orcid":false,"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL"}]}],"member":"320","published-online":{"date-parts":[[2023,3,6]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"Victoria Fraza Kickham. 2012. Top 5 Most Counterfeited Parts Represent a 169 Billion Potential Challenge for Global Semiconductor Market. Retrieved September 20 2022 from https:\/\/www.electronicdesign.com\/21194728."},{"key":"e_1_3_1_3_2","unstructured":"Mart\u00edn Abadi Ashish Agarwal Paul Barham Eugene Brevdo Zhifeng Chen Craig Citro Greg S. Corrado et\u00a0al. 2015. TensorFlow: Large-Scale Machine Learning on Heterogeneous Systems. Retrieved September 20 2022 from https:\/\/www.tensorflow.org\/."},{"key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/HOST45689.2020.9300277","volume-title":"Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920)","author":"Acharya Rabin Yu","year":"2020","unstructured":"Rabin Yu Acharya, Sreeja Chowdhury, Fatemeh Ganji, and Domenic Forte. 2020. Attack of the genes: Finding keys and parameters of locked analog ICs using genetic algorithm. In Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201920). IEEE, Los Alamitos, CA, 284\u2013294."},{"key":"e_1_3_1_5_2","first-page":"206","volume-title":"Proceedings of the 2021 IEEE 34th International System-on-Chip Conference (SOCC\u201921)","author":"Acharya Rabin Yu","year":"2021","unstructured":"Rabin Yu Acharya, Michael Valentin Levin, and Domenic Forte. 2021. LDO-based odometer to combat IC recycling. In Proceedings of the 2021 IEEE 34th International System-on-Chip Conference (SOCC\u201921). IEEE, Los Alamitos, CA, 206\u2013211."},{"key":"e_1_3_1_6_2","first-page":"1","volume-title":"Proceedings of the 35th International Conference on Computer-Aided Design","author":"Ahmadi Ali","year":"2016","unstructured":"Ali Ahmadi, Mohammad-Mahdi Bidmeshki, Amit Nahar, Bob Orr, Michael Pas, and Yiorgos Makris. 2016. A machine learning approach to fab-of-origin attestation. In Proceedings of the 35th International Conference on Computer-Aided Design. 1\u20136."},{"key":"e_1_3_1_7_2","unstructured":"Tutu Ajayi David Blaauw Tuck-Boon Chan C.-K. Cheng Viren Chhabria D. K. Choo M. Coltella et\u00a0al. 2019. OpenROAD: Toward a self-driving open-source digital layout implementation tool chain. In Proceedings of the Government Microcircuit Applications and Critical Technology Conference . 1105\u20131110."},{"issue":"1","key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/s41635-017-0024-z","article-title":"Challenges and opportunities in analog and mixed signal (AMS) integrated circuit (IC) security","volume":"2","author":"Alam Mahbub","year":"2018","unstructured":"Mahbub Alam, Sreeja Chowdhury, Beomsoo Park, David Munzer, Nima Maghari, Mark Tehranipoor, and Domenic Forte. 2018. Challenges and opportunities in analog and mixed signal (AMS) integrated circuit (IC) security. Journal of Hardware and Systems Security 2, 1 (2018), 15\u201332.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/FDTC.2019.00015","volume-title":"Proceedings of the 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC\u201919)","author":"Alam Mahbub","year":"2019","unstructured":"Mahbub Alam, Shahin Tajik, Fatemeh Ganji, Mark Tehranipoor, and Domenic Forte. 2019. RAM-Jam: Remote temperature and voltage fault attack on FPGAs using memory collisions. In Proceedings of the 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC\u201919). IEEE, Los Alamitos, CA, 48\u201355."},{"key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"3724","DOI":"10.1109\/TIFS.2021.3092135","article-title":"SARO: Scalable attack-resistant logic locking","volume":"16","author":"Alaql Abdulrahman","year":"2021","unstructured":"Abdulrahman Alaql and Swarup Bhunia. 2021. SARO: Scalable attack-resistant logic locking. IEEE Transactions on Information Forensics and Security 16 (2021), 3724\u20133739.","journal-title":"IEEE Transactions on Information Forensics and Security"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075939"},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"Proceedings of the USENIX Security Symposium","volume":"20","author":"Alkabani Yousra","year":"2007","unstructured":"Yousra Alkabani and Farinaz Koushanfar. 2007. Active hardware metering for intellectual property protection and security. In Proceedings of the USENIX Security Symposium, Vol. 20. 1\u201320."},{"key":"e_1_3_1_13_2","volume-title":"Introduction to Machine Learning","author":"Alpaydin Ethem","year":"2020","unstructured":"Ethem Alpaydin. 2020. Introduction to Machine Learning. MIT Press, Cambridge, MA."},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2908964"},{"key":"e_1_3_1_15_2","first-page":"1","volume-title":"Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC\u201915) Digest of Technical Papers","author":"Alvarez Anastacia","year":"2015","unstructured":"Anastacia Alvarez, Wenfeng Zhao, and Massimo Alioto. 2015. 14.3 15fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140 \\(\\times\\) Inter\/Intra PUF Hamming distance separation in 65nm. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC\u201915) Digest of Technical Papers. IEEE, Los Alamitos, CA, 1\u20133."},{"key":"e_1_3_1_16_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Amir Sarah","year":"2020","unstructured":"Sarah Amir and Domenic Forte. 2020. Adaptable and divergent synthetic benchmark generation for hardware security. In Proceedings of the 39th International Conference on Computer-Aided Design. 1\u20139."},{"issue":"2","key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/s41635-018-0036-3","article-title":"Development and evaluation of hardware obfuscation benchmarks","volume":"2","author":"Amir Sarah","year":"2018","unstructured":"Sarah Amir, Bicky Shakya, Xiaolin Xu, Yier Jin, Swarup Bhunia, Mark Tehranipoor, and Domenic Forte. 2018. Development and evaluation of hardware obfuscation benchmarks. Journal of Hardware and Systems Security 2, 2 (2018), 142\u2013161.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_1_18_2","first-page":"1691","volume-title":"Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE)","author":"Ardeshiricham Armaiti","year":"2017","unstructured":"Armaiti Ardeshiricham, Wei Hu, Joshua Marxen, and Ryan Kastner. 2017. Register transfer level information flow tracking for provably secure hardware design. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE). 1691\u20131696. 10.23919\/DATE.2017.7927266"},{"key":"e_1_3_1_19_2","first-page":"381","volume-title":"Proceedings of the 2018 25th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201918)","author":"Arribas Victor","year":"2018","unstructured":"Victor Arribas, Svetla Nikova, and Vincent Rijmen. 2018. VerMI: Verification tool for masked implementations. In Proceedings of the 2018 25th IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201918). IEEE, Los Alamitos, CA, 381\u2013384."},{"key":"e_1_3_1_20_2","unstructured":"Kimia Zamiri Azar Muhammad Monir Hossain Arash Vafaei Hasan Al Shaikh Nurun N. Mondol Fahim Rahman Mark Tehranipoor and Farimah Farahmandi. 2022. Fuzz penetration and AI testing for soc security verification: Challenges and solutions. Cryptology ePrint Archive 2022 (2022) 1\u201322."},{"key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1013235.1013275","volume-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED\u201904)","author":"Babighian Pietro","year":"2004","unstructured":"Pietro Babighian, Luca Benini, Alberto Macii, and Enrico Macii. 2004. Post-layout leakage power minimization based on distributed sleep transistor insertion. In Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED\u201904). ACM, New York, NY, 138\u2013143. 10.1145\/1013235.1013275"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","DOI":"10.4018\/978-1-4666-6194-3","volume-title":"Handbook of Research on Embedded Systems Design","author":"Bagnato Alessandra","year":"2014","unstructured":"Alessandra Bagnato, Leandro Soares Indrusiak, Imran Rafiq Quadri, and Matteo Rossi. 2014. Handbook of Research on Embedded Systems Design. Information Science Reference."},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/NEWCAS49341.2020.9159791","volume-title":"Proceedings of the 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS\u201920)","author":"Bandeira Vitor","year":"2020","unstructured":"Vitor Bandeira, Mateus Foga\u00e7a, Eder Matheus Monteiro, Isadora Oliveira, Mingyu Woo, and Ricardo Reis. 2020. Fast and scalable I\/O pin assignment with divide-and-conquer and hungarian matching. In Proceedings of the 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS\u201920). 74\u201377. 10.1109\/NEWCAS49341.2020.9159791"},{"issue":"2","key":"e_1_3_1_24_2","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","article-title":"The sorcerer\u2019s apprentice guide to fault attacks","volume":"94","author":"Bar-El Hagai","year":"2006","unstructured":"Hagai Bar-El, Hamid Choukri, David Naccache, Michael Tunstall, and Claire Whelan. 2006. The sorcerer\u2019s apprentice guide to fault attacks. Proceedings of the IEEE 94, 2 (2006), 370\u2013382.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_1_25_2","volume-title":"Proceedings of the 56th Annual Design Automation Conference (DAC\u201919)","author":"Barboza Erick Carvajal","year":"2019","unstructured":"Erick Carvajal Barboza, Nishchal Shukla, Yiran Chen, and Jiang Hu. 2019. Machine learning-based pre-routing timing prediction with reduced pessimism. In Proceedings of the 56th Annual Design Automation Conference (DAC\u201919). ACM, New York, NY, Article 106, 6 pages. 10.1145\/3316781.3317857"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.inffus.2019.12.012"},{"key":"e_1_3_1_27_2","first-page":"457","volume-title":"Proceedings of the Annual International Conference on the Theory and Applications of Cryptographic Techniques","author":"Barthe Gilles","year":"2015","unstructured":"Gilles Barthe, Sonia Bela\u00efd, Fran\u00e7ois Dupressoir, Pierre-Alain Fouque, Benjamin Gr\u00e9goire, and Pierre-Yves Strub. 2015. Verified proofs of higher-order masking. In Proceedings of the Annual International Conference on the Theory and Applications of Cryptographic Techniques. 457\u2013485."},{"key":"e_1_3_1_28_2","unstructured":"Macy Bayern Bill Detwiler TechRepublic Academy Erik Eckel and Jack Wallen. 2019. 63 \\(\\%\\) of organizations face security breaches due to hardware vulnerabilities. TechRepublic . Retrieved September 20 2022 from https:\/\/www.techrepublic.com\/article\/63-of-organizations-face-security-breaches-due-to-hardware-vulnerabilities\/."},{"issue":"3","key":"e_1_3_1_29_2","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1007\/s41635-017-0015-0","article-title":"A methodology for the characterisation of leakages in combinatorial logic","volume":"1","author":"Bertoni Guido","year":"2017","unstructured":"Guido Bertoni, Marco Martinoli, and Maria Chiara Molteni. 2017. A methodology for the characterisation of leakages in combinatorial logic. Journal of Hardware and Systems Security 1, 3 (2017), 269\u2013281.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_1_30_2","first-page":"1","volume-title":"Proceedings of the 2021 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201921)","author":"Bhandari Jitendra","year":"2021","unstructured":"Jitendra Bhandari, Abdul Khader Thalakkattu Moosa, Benjamin Tan, Christian Pilato, Ganesh Gore, Xifan Tang, Scott Temple, Pierre-Emmanuel Gaillardon, and Ramesh Karri. 2021. Exploring eFPGA-based redaction for IP protection. In Proceedings of the 2021 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201921). 1\u20139. 10.1109\/ICCAD51958.2021.9643548"},{"issue":"1","key":"e_1_3_1_31_2","article-title":"Modelling and design of inverter threshold quantization based current comparator using artificial neural networks.","volume":"6","author":"Bhatia Veepsa","year":"2016","unstructured":"Veepsa Bhatia, Neeta Pandey, and Asok Bhattacharyya. 2016. Modelling and design of inverter threshold quantization based current comparator using artificial neural networks. International Journal of Electrical & Computer Engineering 6, 1 (2016), 320.","journal-title":"International Journal of Electrical & Computer Engineering"},{"issue":"1","key":"e_1_3_1_32_2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TIM.2018.2836058","article-title":"RideNN: A new rider optimization algorithm-based neural network for fault diagnosis in analog circuits","volume":"68","author":"Binu D.","year":"2018","unstructured":"D. Binu and B. S. Kariyappa. 2018. RideNN: A new rider optimization algorithm-based neural network for fault diagnosis in analog circuits. IEEE Transactions on Instrumentation and Measurement 68, 1 (2018), 2\u201326.","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"e_1_3_1_33_2","first-page":"321","volume-title":"Proceedings of the Annual International Conference on the Theory and Applications of Cryptographic Techniques","author":"Bloem Roderick","year":"2018","unstructured":"Roderick Bloem, Hannes Gro\u00df, Rinat Iusupov, Bettina K\u00f6nighofer, Stefan Mangard, and Johannes Winter. 2018. Formal verification of masked hardware implementations in the presence of glitches. In Proceedings of the Annual International Conference on the Theory and Applications of Cryptographic Techniques. 321\u2013353."},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1533\/9780857097521.2.250"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2017.2693418"},{"key":"e_1_3_1_37_2","doi-asserted-by":"crossref","unstructured":"Ileana Buhan Lejla Batina Yuval Yarom and Patrick Schaumont. 2021. SoK: Design tools for side-channel-aware implementations. arxiv:cs. CR\/2104.08593.","DOI":"10.1145\/3488932.3517415"},{"key":"e_1_3_1_38_2","volume-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"Bushnell Michael","year":"2004","unstructured":"Michael Bushnell and Vishwani Agrawal. 2004. Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Vol. 17. Springer Science & Business Media."},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-804189-5.00004-1"},{"key":"e_1_3_1_40_2","first-page":"6","volume-title":"Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS\u201906)","author":"Cassel M.","year":"2006","unstructured":"M. Cassel and F. Lima. 2006. Evaluating one-hot encoding finite state machines for SEU reliability in SRAM-based FPGAs. In Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS\u201906). 6. 10.1109\/IOLTS.2006.32"},{"key":"e_1_3_1_41_2","volume-title":"Multi-Attribute Design for Authentication and Reliability (MADAR)","author":"Casto Matthew James","year":"2018","unstructured":"Matthew James Casto. 2018. Multi-Attribute Design for Authentication and Reliability (MADAR). Ph.D. Dissertation. Ohio State University."},{"key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/AsianHOST.2018.8607163","volume-title":"Proceedings of the 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201918)","author":"Chakraborty Prabuddha","year":"2018","unstructured":"Prabuddha Chakraborty, Jonathan Cruz, and Swarup Bhunia. 2018. SAIL: Machine learning guided structural analysis attack on hardware obfuscation. In Proceedings of the 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST\u201918). IEEE, Los Alamitos, CA, 56\u201361."},{"issue":"10","key":"e_1_3_1_43_2","doi-asserted-by":"crossref","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","article-title":"HARPOON: An obfuscation-based SoC design methodology for hardware protection","volume":"28","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty and Swarup Bhunia. 2009. HARPOON: An obfuscation-based SoC design methodology for hardware protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 10 (2009), 1493\u20131502.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_44_2","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/VLSI.Design.2010.54","volume-title":"Proceedings of the 2010 23rd International Conference on VLSI Design","author":"Chakraborty Rajat Subhra","year":"2010","unstructured":"Rajat Subhra Chakraborty and Swarup Bhunia. 2010. RTL hardware IP protection using key-based control and data flow obfuscation. In Proceedings of the 2010 23rd International Conference on VLSI Design. 405\u2013410. 10.1109\/VLSI.Design.2010.54"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14971-4_10"},{"key":"e_1_3_1_46_2","first-page":"1","volume-title":"Proceedings of the 2014 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201914)","author":"Chang Doohwang","year":"2014","unstructured":"Doohwang Chang, Sule Ozev, Ozgur Sinanoglu, and Ramesh Karri. 2014. Approximating the age of RF\/analog circuits through re-characterization and statistical estimation. In Proceedings of the 2014 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201914). IEEE, Los Alamitos, CA, 1\u20134."},{"key":"e_1_3_1_47_2","first-page":"1329","volume-title":"Proceedings of the 2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201906)","author":"Chang Po-Hao","year":"2006","unstructured":"Po-Hao Chang, Jia-Ming Chen, and Chao-Ying Shen. 2006. On an efficient closed form expression to estimate the crosstalk noise in the circuit with multiple wires. In Proceedings of the 2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS\u201906). 1329\u20131332. 10.1109\/APCCAS.2006.342429"},{"key":"e_1_3_1_48_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)","author":"Chen Huili","year":"2019","unstructured":"Huili Chen, Cheng Fu, Jishen Zhao, and Farinaz Koushanfar. 2019. GenUnlock: An automated genetic algorithm framework for unlocking logic encryption. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919). 1\u20138. 10.1109\/ICCAD45719.2019.8942134"},{"issue":"2","key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/MDAT.2020.3024153","article-title":"MAGICAL: An open-source fully automated analog IC layout system from netlist to GDSII","volume":"38","author":"Chen Hao","year":"2020","unstructured":"Hao Chen, Mingjie Liu, Biying Xu, Keren Zhu, Xiyuan Tang, Shaolan Li, Yibo Lin, Nan Sun, and David Z. Pan. 2020. MAGICAL: An open-source fully automated analog IC layout system from netlist to GDSII. IEEE Design & Test 38, 2 (2020), 19\u201326.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_1_50_2","doi-asserted-by":"crossref","first-page":"358","DOI":"10.23919\/DATE48585.2020.9116544","volume-title":"Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920)","author":"Chen Zhiqian","year":"2020","unstructured":"Zhiqian Chen, Gaurav Kolhe, Setareh Rafatirad, Chang-Tien Lu, Sai Manoj, Houman Homayoun, and Liang Zhao. 2020. Estimating the circuit de-obfuscation runtime based on graph deep learning. In Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920). 358\u2013363. 10.23919\/DATE48585.2020.9116544"},{"key":"e_1_3_1_51_2","first-page":"1","volume-title":"Proceedings of the 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201917)","author":"Chen Zaichen","year":"2017","unstructured":"Zaichen Chen, Maxim Raginsky, and Elyse Rosenbaum. 2017. Verilog\u2014A compatible recurrent neural network model for transient circuit simulation. In Proceedings of the 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201917). IEEE, Los Alamitos, CA, 1\u20133."},{"key":"e_1_3_1_52_2","unstructured":"Lap Wai Chow James P. Baukus Bryan J. Wang and Ronald P. Cocchi. 2012. Camouflaging a standard cell based integrated circuit. US Patent 8 151 235 April 3 2012."},{"key":"e_1_3_1_53_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE International Test Conference (ITC\u201920)","author":"Chowdhury Sreeja","year":"2020","unstructured":"Sreeja Chowdhury, Rabin Acharya, William Boullion, Andrew Felder, Mark Howard, Jia Di, and Domenic Forte. 2020. A weak asynchronous REset (ARES) PUF using start-up characteristics of null conventional logic gates. In Proceedings of the 2020 IEEE International Test Conference (ITC\u201920). IEEE, Los Alamitos, CA, 1\u201310."},{"key":"e_1_3_1_54_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Chowdhury Sreeja","year":"2020","unstructured":"Sreeja Chowdhury, Fatehmeh Ganji, and Domenic Forte. 2020. Low-cost remarked counterfeit IC detection using LDO regulators. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920). IEEE, Los Alamitos, CA, 1\u20135."},{"issue":"6","key":"e_1_3_1_55_2","first-page":"1","article-title":"Recycled SoC detection using LDO degradation","volume":"1","author":"Chowdhury Sreeja","year":"2020","unstructured":"Sreeja Chowdhury, Fatemeh Ganji, and Domenic Forte. 2020. Recycled SoC detection using LDO degradation. SN Computer Science 1, 6 (2020), 1\u201321.","journal-title":"SN Computer Science"},{"key":"e_1_3_1_56_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-075067866-7\/50010-X"},{"key":"e_1_3_1_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_1_58_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370522-8.50019-4"},{"key":"e_1_3_1_59_2","unstructured":"Katherine Connor. 2018. UC San Diego selected to lead development of open-source tools for hardware design automation. UC San Diego Today . https:\/\/ucsdnews.ucsd.edu\/pressrelease\/uc_san_diego_selected_to_lead_development_of_open_source_tools_for_hardware_design_automation."},{"key":"e_1_3_1_60_2","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/DFT.2013.6653606","volume-title":"Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS\u201913)","author":"Contreras Gustavo K.","year":"2013","unstructured":"Gustavo K. Contreras, Tauhidur Rahman, and Mohammad Tehranipoor. 2013. Secure split-test for preventing IC piracy by untrusted foundry and assembly. In Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS\u201913). 196\u2013203. 10.1109\/DFT.2013.6653606"},{"key":"e_1_3_1_61_2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1007\/978-3-319-08123-6_9","volume-title":"Proceedings of the International Conference on Unconventional Computation and Natural Computation","author":"Cornforth Theodore W.","year":"2014","unstructured":"Theodore W. Cornforth and Hod Lipson. 2014. Reverse-engineering nonlinear analog circuits with evolutionary computation. In Proceedings of the International Conference on Unconventional Computation and Natural Computation. 105\u2013116."},{"key":"e_1_3_1_62_2","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1007\/978-3-319-93387-0_4","volume-title":"Proceedings of the International Conference on Applied Cryptography and Network Security","author":"Coron Jean-S\u00e9bastien","year":"2018","unstructured":"Jean-S\u00e9bastien Coron. 2018. Formal verification of side-channel countermeasures via elementary circuit transformations. In Proceedings of the International Conference on Applied Cryptography and Network Security. 65\u201382."},{"key":"e_1_3_1_63_2","first-page":"91","volume-title":"Proceedings of the 2018 31st International Conference on VLSI Design and the 2018 17th International Conference on Embedded Systems (VLSID\u201918)","author":"Cruz Jonathan","year":"2018","unstructured":"Jonathan Cruz, Farimah Farahmandi, Alif Ahmed, and Prabhat Mishra. 2018. Hardware Trojan detection using ATPG and model checking. In Proceedings of the 2018 31st International Conference on VLSI Design and the 2018 17th International Conference on Embedded Systems (VLSID\u201918). 91\u201396. 10.1109\/VLSID.2018.43"},{"key":"e_1_3_1_64_2","unstructured":"cwe@mitre.org. 2022. Hardware CWE Special Interest Group. Retrieved September 20 2022 from https:\/\/cwe.mitre.org\/documents\/HW_CWE_SIG.pdf."},{"key":"e_1_3_1_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00029"},{"key":"e_1_3_1_66_2","first-page":"145","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201907)","author":"Das Angan","year":"2007","unstructured":"Angan Das and Ranga Vemuri. 2007. An automated passive analog circuit synthesis framework using genetic algorithms. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201907). IEEE, Los Alamitos, CA, 145\u2013152."},{"issue":"1","key":"e_1_3_1_67_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.46586\/tches.v2019.i1.25-50","article-title":"M&M: Masks and MACS against physical attacks","volume":"2019","author":"Meyer Lauren De","year":"2018","unstructured":"Lauren De Meyer, Victor Arribas Abril, Svetla Nikova, Ventzislav Nikov, and Vincent Rijmen. 2018. M&M: Masks and MACS against physical attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019, 1 (2018), 25\u201350.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_68_2","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1145\/2024724.2024902","volume-title":"Proceedings of the 48th Design Automation Conference (DAC\u201911)","author":"Ding Duo","year":"2011","unstructured":"Duo Ding, Jhih-Rong Gao, Kun Yuan, and David Z. Pan. 2011. AENEID: A generic lithography-friendly detailed router based on post-RET data learning and hotspot detection. In Proceedings of the 48th Design Automation Conference (DAC\u201911). 795\u2013800."},{"key":"e_1_3_1_69_2","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/ICVD.2005.47","volume-title":"Proceedings of the 18th International Conference on VLSI Design Held Jointly with the 4th International Conference on Embedded Systems Design","author":"Ding Mengmeng","year":"2005","unstructured":"Mengmeng Ding and R. I. Vemur. 2005. An active learning scheme using support vector machines for analog circuit feasibility classification. In Proceedings of the 18th International Conference on VLSI Design Held Jointly with the 4th International Conference on Embedded Systems Design. IEEE, Los Alamitos, CA, 528\u2013534."},{"key":"e_1_3_1_70_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.808235"},{"key":"e_1_3_1_71_2","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1109\/ICECS.2014.7050096","volume-title":"Proceedings of the 2014 21st IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201914)","author":"Dumesnil Etienne","year":"2014","unstructured":"Etienne Dumesnil, Frederic Nabki, and Mounir Boukadoum. 2014. RF-LNA circuit synthesis by genetic algorithm-specified artificial neural network. In Proceedings of the 2014 21st IEEE International Conference on Electronics, Circuits, and Systems (ICECS\u201914). IEEE, Los Alamitos, CA, 758\u2013761."},{"key":"e_1_3_1_72_2","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/ISCAS.2015.7168698","volume-title":"Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Dumesnil Etienne","year":"2015","unstructured":"Etienne Dumesnil, Frederic Nabki, and Mounir Boukadoum. 2015. RF-LNA circuit synthesis using an array of artificial neural networks with constrained inputs. In Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS\u201915). IEEE, Los Alamitos, CA, 573\u2013576."},{"key":"e_1_3_1_73_2","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1109\/ASPDAC.2015.7059111","article-title":"Satisfiability Don\u2019t Care condition based circuit fingerprinting techniques","author":"Dunbar Carson","year":"2015","unstructured":"Carson Dunbar and Gang Qu. 2015. Satisfiability Don\u2019t Care condition based circuit fingerprinting techniques. In Proceedings of the 20th Asia and South Pacific Design Automation Conference.815\u2013820.","journal-title":"Proceedings of the 20th Asia and South Pacific Design Automation Conference."},{"key":"e_1_3_1_74_2","unstructured":"IBM Cloud Education. n.d. What Is Deep Learning? Retrieved September 20 2022 from https:\/\/www.ibm.com\/cloud\/learn\/deep-learning."},{"key":"e_1_3_1_75_2","first-page":"1","volume-title":"Proceedings of the 2015 Network and Distributed System Security Symposium (NDSS\u201915)","author":"Massad Mohamed El","year":"2015","unstructured":"Mohamed El Massad, Siddharth Garg, and Mahesh V. Tripunitara. 2015. Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes. In Proceedings of the 2015 Network and Distributed System Security Symposium (NDSS\u201915). 1\u201314."},{"key":"e_1_3_1_76_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE European Test Symposium (ETS\u201920)","author":"Elshamy Mohamed","year":"2020","unstructured":"Mohamed Elshamy, Giorgio Di Natale, Antonios Pavlidis, Marie-Minerve Lou\u00ebrat, and Haralampos-G. Stratigopoulos. 2020. Hardware Trojan attacks in analog\/mixed-signal ICs via the test access mechanism. In Proceedings of the 2020 IEEE European Test Symposium (ETS\u201920). IEEE, Los Alamitos, CA, 1\u20136."},{"key":"e_1_3_1_77_2","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1145\/3287624.3287676","volume-title":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","author":"Foga\u00e7a Mateus","year":"2019","unstructured":"Mateus Foga\u00e7a, Andrew B. Kahng, Ricardo Reis, and Lutong Wang. 2019. Finding placement-relevant clusters with fast modularity-based clustering. In Proceedings of the 24th Asia and South Pacific Design Automation Conference. 569\u2013576."},{"key":"e_1_3_1_78_2","first-page":"1","volume-title":"Proceedings of Methods and Description Languages for Modelling and Verification of Circuits and Systems; GMM\/ITG\/GI-Workshop (MBMV\u201920)","author":"Froemmer Jens","year":"2020","unstructured":"Jens Froemmer, Yara Gowayed, Nico Bannow, Wolfgang Kunz, Christoph Grimm, and Klaus Schneider. 2020. Area estimation framework for digital hardware design using machine learning. In Proceedings of Methods and Description Languages for Modelling and Verification of Circuits and Systems; GMM\/ITG\/GI-Workshop (MBMV\u201920). 1\u201310."},{"key":"e_1_3_1_79_2","unstructured":"Jason Fung. 2022. 7 essentials for more security-aware design automation. DARKReading . Retrieved September 20 2022 from https:\/\/www.darkreading.com\/vulnerabilities-threats\/7-essentials-for-more-security-aware-design-automation."},{"key":"e_1_3_1_80_2","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2010.197"},{"key":"e_1_3_1_81_2","article-title":"iPROBE V2: Internal shielding-based countermeasures against both back-side and front-side probing attacks","author":"Gao Minyan","unstructured":"Minyan Gao, Huanyu Wang, Mark M. Tehranipoor, and Domenic Forte. 2020iPROBE V2: Internal shielding-based countermeasures against both back-side and front-side probing attacks. SRC TECHCON 2020 (2020), Article 10174121. https:\/\/par.nsf.gov\/biblio\/10174121.","journal-title":"SRC TECHCON"},{"key":"e_1_3_1_82_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)","author":"Gao Zhengqi","year":"2019","unstructured":"Zhengqi Gao, Jun Tao, Fan Yang, Yangfeng Su, Dian Zhou, and Xuan Zeng. 2019. Efficient performance trade-off modeling for analog circuit based on Bayesian neural network. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919). IEEE, Los Alamitos, CA, 1\u20138."},{"key":"e_1_3_1_83_2","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/586110.586132","volume-title":"Proceedings of the 9th ACM Conference on Computer and Communications Security","author":"Gassend Blaise","year":"2002","unstructured":"Blaise Gassend, Dwaine Clarke, Marten Van Dijk, and Srinivas Devadas. 2002. Silicon physical random functions. In Proceedings of the 9th ACM Conference on Computer and Communications Security. 148\u2013160."},{"key":"e_1_3_1_84_2","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33013681"},{"issue":"12","key":"e_1_3_1_85_2","doi-asserted-by":"crossref","first-page":"1825","DOI":"10.1109\/5.899053","article-title":"Computer-aided design of analog and mixed-signal integrated circuits","volume":"88","author":"Gielen Georges G. E.","year":"2000","unstructured":"Georges G. E. Gielen and Rob A. Rutenbar. 2000. Computer-aided design of analog and mixed-signal integrated circuits. Proceedings of the IEEE 88, 12 (2000), 1825\u20131854.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_1_86_2","first-page":"440","article-title":"Piret and quisquater\u2019s DFA on AES revisited.","volume":"2010","author":"Giraud Christophe","year":"2010","unstructured":"Christophe Giraud and Adrian Thillard. 2010. Piret and quisquater\u2019s DFA on AES revisited. IACR Cryptology ePrint Archive 2010 (2010), 440.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_1_87_2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/3372780.3378174","volume-title":"Proceedings of the 2020 International Symposium on Physical Design","author":"Goldie Anna","year":"2020","unstructured":"Anna Goldie and Azalia Mirhoseini. 2020. Placement optimization with deep reinforcement learning. In Proceedings of the 2020 International Symposium on Physical Design. 3\u20137."},{"key":"e_1_3_1_88_2","first-page":"5","volume-title":"Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919)","author":"Grabmann Martin","year":"2019","unstructured":"Martin Grabmann, Frank Feldhoff, and Georg Gl\u00e4ser. 2019. Power to the model: Generating energy-aware mixed-signal models using machine learning. In Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919). IEEE, Los Alamitos, CA, 5\u20138."},{"key":"e_1_3_1_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/101.808850"},{"key":"e_1_3_1_90_2","first-page":"167","volume-title":"Proceedings of the 2020 5th International Conference on Computer and Communication Systems (ICCCS\u201920)","author":"Guan Zhibin","year":"2020","unstructured":"Zhibin Guan, Xiaomeng Wang, Wei Xin, Jiajie Wang, and Li Zhang. 2020. A survey on deep learning-based source code defect analysis. In Proceedings of the 2020 5th International Conference on Computer and Communication Systems (ICCCS\u201920). IEEE, Los Alamitos, CA, 167\u2013171."},{"key":"e_1_3_1_91_2","first-page":"1","volume-title":"Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919)","author":"Guerra Daniel","year":"2019","unstructured":"Daniel Guerra, Ant\u00f3nio Canelas, Ricardo P\u00f3voa, Nuno Horta, Nuno Louren\u00e7o, and Ricardo Martins. 2019. Artificial neural networks as an alternative for automatic analog IC placement. In Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919). IEEE, Los Alamitos, CA, 1\u20134."},{"issue":"4","key":"e_1_3_1_92_2","doi-asserted-by":"crossref","first-page":"1233","DOI":"10.1109\/TVLSI.2015.2466551","article-title":"Design of accurate low-cost on-chip structures for protecting integrated circuits against recycling","volume":"24","author":"Guin Ujjwal","year":"2015","unstructured":"Ujjwal Guin, Domenic Forte, and Mark Tehranipoor. 2015. Design of accurate low-cost on-chip structures for protecting integrated circuits against recycling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24, 4 (2015), 1233\u20131246.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_93_2","first-page":"1","volume-title":"Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914)","author":"Guin Ujjwal","year":"2014","unstructured":"Ujjwal Guin, Xuehui Zhang, Domenic Forte, and Mohammad Tehranipoor. 2014. Low-cost on-chip structures for combating die and IC recycling. In Proceedings of the 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201914). 1\u20136. 10.1145\/2593069.2593157"},{"key":"e_1_3_1_94_2","article-title":"Towards provably-secure analog and mixed-signal locking against overproduction","author":"Jayasankaran Nithyashankari Gummidipoondi","year":"2022","unstructured":"Nithyashankari Gummidipoondi Jayasankaran, Adriana Sanabria Borbon, Edgar Sanchez Sinencio, Jiang Hu, and Jeyavijayan Rajendran. 2022. Towards provably-secure analog and mixed-signal locking against overproduction. IEEE Transactions on Emerging Topics in Computing 10, 1 (2022), 386\u2013403.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_1_95_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Gusm\u00e3o Ant\u00f3nio","year":"2020","unstructured":"Ant\u00f3nio Gusm\u00e3o, F\u00e1bio Passos, Ricardo P\u00f3voa, Nuno Horta, Nuno Louren\u00e7o, and Ricardo Martins. 2020. Semi-supervised artificial neural networks towards analog IC placement recommender. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920). IEEE, Los Alamitos, CA, 1\u20135."},{"key":"e_1_3_1_96_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918)","author":"Haaswijk Winston","year":"2018","unstructured":"Winston Haaswijk, Edo Collins, Benoit Seguin, Mathias Soeken, Fr\u00e9d\u00e9ric Kaplan, Sabine S\u00fcsstrunk, and Giovanni De Micheli. 2018. Deep learning for logic optimization algorithms. In Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS\u201918). 1\u20134. 10.1109\/ISCAS.2018.8351885"},{"key":"e_1_3_1_97_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)","author":"Hakhamaneshi Kourosh","year":"2019","unstructured":"Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, and Vladimir Stojanovi\u0107. 2019. BagNet: Berkeley analog generator with layout optimizer boosted with deep neural networks. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919). IEEE, Los Alamitos, CA, 1\u20138."},{"key":"e_1_3_1_98_2","doi-asserted-by":"publisher","DOI":"10.2200\/S01045ED1V01Y202009AIM046"},{"key":"e_1_3_1_99_2","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TCAD.2018.2889756","article-title":"Optimal generalized H-tree topology and buffering for high-performance and low-power clock distribution","volume":"39","author":"Han Kwangsoo","year":"2020","unstructured":"Kwangsoo Han, Andrew B. Kahng, and Jiajia Li. 2020. Optimal generalized H-tree topology and buffering for high-performance and low-power clock distribution. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 (2020), 478\u2013491.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_100_2","first-page":"674","volume-title":"Proceedings of the 2019 International Conference on Computing, Networking, and Communications (ICNC\u201919)","author":"Hanna Samer S.","year":"2019","unstructured":"Samer S. Hanna and Danijela Cabric. 2019. Deep learning based transmitter identification using power amplifier nonlinearity. In Proceedings of the 2019 International Conference on Computing, Networking, and Communications (ICNC\u201919). IEEE, Los Alamitos, CA, 674\u2013680."},{"key":"e_1_3_1_101_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.03.002"},{"key":"e_1_3_1_102_2","first-page":"170","volume-title":"Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918)","author":"Harsha M. V.","year":"2018","unstructured":"M. V. Harsha and B. P. Harish. 2018. An integrated maxFit genetic algorithm-SPICE framework for 2-stage op-amp design automation. In Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201918). IEEE, Los Alamitos, CA, 170\u2013174."},{"issue":"2","key":"e_1_3_1_103_2","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/TSSC.1968.300136","article-title":"A formal basis for the heuristic determination of minimum cost paths","volume":"4","author":"Hart Peter E.","year":"1968","unstructured":"Peter E. Hart, Nils J. Nilsson, and Bertram Raphael. 1968. A formal basis for the heuristic determination of minimum cost paths. IEEE Transactions on Systems Science and Cybernetics 4, 2 (1968), 100\u2013107.","journal-title":"IEEE Transactions on Systems Science and Cybernetics"},{"key":"e_1_3_1_104_2","doi-asserted-by":"crossref","first-page":"2235","DOI":"10.1109\/IJCNN.2017.7966126","volume-title":"Proceedings of the 2017 International Joint Conference on Neural Networks (IJCNN\u201917)","author":"Hasani Ramin M.","year":"2017","unstructured":"Ramin M. Hasani, Dieter Haerle, Christian F. Baumgartner, Alessio R. Lomuscio, and Radu Grosu. 2017. Compositional neural-network modeling of complex analog circuits. In Proceedings of the 2017 International Joint Conference on Neural Networks (IJCNN\u201917). IEEE, Los Alamitos, CA, 2235\u20132242."},{"key":"e_1_3_1_105_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"issue":"3","key":"e_1_3_1_106_2","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/s13389-020-00223-w","article-title":"Review of error correction for PUFs and evaluation on state-of-the-art FPGAs","volume":"10","author":"Hiller Matthias","year":"2020","unstructured":"Matthias Hiller, Ludwig K\u00fcrzinger, and Georg Sigl. 2020. Review of error correction for PUFs and evaluation on state-of-the-art FPGAs. Journal of Cryptographic Engineering 10, 3 (2020), 229\u2013247.","journal-title":"Journal of Cryptographic Engineering"},{"key":"e_1_3_1_107_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370597-6\/50008-1"},{"key":"e_1_3_1_108_2","doi-asserted-by":"publisher","DOI":"10.1145\/3447867"},{"issue":"5","key":"e_1_3_1_109_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3451179","article-title":"Machine learning for electronic design automation: A survey","volume":"26","author":"Huang Guyue","year":"2021","unstructured":"Guyue Huang, Jingbo Hu, Yifan He, Jialong Liu, Mingyuan Ma, Zhaoyang Shen, Juejian Wu, et\u00a0al. 2021. Machine learning for electronic design automation: A survey. ACM Transactions on Design Automation of Electronic Systems 26, 5 (2021), 1\u201346.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_1_110_2","first-page":"1","volume-title":"Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS\u201921)","author":"Huang Jiangli","year":"2021","unstructured":"Jiangli Huang, Shuhan Zhang, Cong Tao, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. 2021. Bayesian optimization approach for analog circuit design using multi-task Gaussian process. In Proceedings of the 2021 IEEE International Symposium on Circuits and Systems (ISCAS\u201921). IEEE, Los Alamitos, CA, 1\u20135."},{"key":"e_1_3_1_111_2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/DFT.2012.6378191","volume-title":"Proceedings of the 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201912)","author":"Huang Ke","year":"2012","unstructured":"Ke Huang, John M. Carulli, and Yiorgos Makris. 2012. Parametric counterfeit IC detection via support vector machines. In Proceedings of the 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201912). IEEE, Los Alamitos, CA, 7\u201312."},{"key":"e_1_3_1_112_2","article-title":"Optimizing design verification using machine learning: Doing better than random","volume":"1909","author":"Hughes William","year":"2019","unstructured":"William Hughes, Sandeep Srinivasan, Rohit Suvarna, and Maithilee Kulkarni. 2019. Optimizing design verification using machine learning: Doing better than random. CoRR abs\/1909.13168 (2019).","journal-title":"CoRR"},{"key":"e_1_3_1_113_2","first-page":"151","volume-title":"Number Theory and Cryptography","author":"Huss Sorin A.","year":"2013","unstructured":"Sorin A. Huss, Marc St\u00f6ttinger, and Michael Zohner. 2013. AMASIVE: An adaptable and modular autonomous side-channel vulnerability evaluation framework. In Number Theory and Cryptography. Springer, 151\u2013165."},{"key":"e_1_3_1_114_2","first-page":"495","volume-title":"Proceedings of the 22nd USENIX Security Symposium (USENIX Security\u201913)","author":"Imeson Frank","year":"2013","unstructured":"Frank Imeson, Ariq Emtenan, Siddharth Garg, and Mahesh Tripunitara. 2013. Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In Proceedings of the 22nd USENIX Security Symposium (USENIX Security\u201913). 495\u2013510."},{"key":"e_1_3_1_115_2","first-page":"9","volume-title":"Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919)","author":"\u0130slamo\u011flu Gamze","year":"2019","unstructured":"Gamze \u0130slamo\u011flu, Tu\u011fberk O\u011fulcan \u00c7akici, Engin Afacan, and G\u00fcnhan D\u00fcndar. 2019. Artificial neural network assisted analog IC sizing tool. In Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919). IEEE, Los Alamitos, CA, 9\u201312."},{"key":"e_1_3_1_116_2","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/SOCPAR.2010.5686736","volume-title":"Proceedings of the 2010 International Conference of Soft Computing and Pattern Recognition","author":"Jafari Ali","year":"2010","unstructured":"Ali Jafari, Saeed Sadri, and Maryam Zekri. 2010. Design optimization of analog integrated circuits by using artificial neural networks. In Proceedings of the 2010 International Conference of Soft Computing and Pattern Recognition. IEEE, Los Alamitos, CA, 385\u2013388."},{"key":"e_1_3_1_117_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE International Test Conference (ITC\u201919)","author":"Jayasankaran Nithyashankari Gummidipoondi","year":"2019","unstructured":"Nithyashankari Gummidipoondi Jayasankaran, A. Sanabria Borbon, Amr Abuellil, Edgar S\u00e1nchez-Sinencio, Jiang Hu, and Jeyavijayan Rajendran. 2019. Breaking analog locking techniques via satisfiability modulo theories. In Proceedings of the 2019 IEEE International Test Conference (ITC\u201919). IEEE, Los Alamitos, CA, 1\u201310."},{"key":"e_1_3_1_118_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE International Test Conference (ITC\u201919)","author":"Jayasankaran N. G.","year":"2019","unstructured":"N. G. Jayasankaran, A. Sanabria Borbon, A. Abuellil, E. S\u00e1nchez-Sinencio, J. Hu, and J. Rajendran. 2019. Breaking analog locking techniques via satisfiability modulo theories. In Proceedings of the 2019 IEEE International Test Conference (ITC\u201919). 1\u201310. 10.1109\/ITC44170.2019.9000113"},{"key":"e_1_3_1_119_2","unstructured":"Maksim Jenihhin. (n.d.) Benchmark Circuits. Retrieved September 20 2022 from https:\/\/pld.ttu.ee\/maksim\/benchmarks\/."},{"key":"e_1_3_1_120_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50013-8"},{"key":"e_1_3_1_121_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918)","author":"Jiang Zhenghong","year":"2018","unstructured":"Zhenghong Jiang, Steve Dai, G. Edward Suh, and Zhiru Zhang. 2018. High-level synthesis with timing-sensitive information flow enforcement. In Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918). 1\u20138. 10.1145\/3240765.3240813"},{"issue":"2","key":"e_1_3_1_122_2","doi-asserted-by":"crossref","first-page":"292","DOI":"10.4218\/etrij.2019-0163","article-title":"Recent advances in deep learning-based side-channel analysis","volume":"42","author":"Jin Sunghyun","year":"2020","unstructured":"Sunghyun Jin, Suhri Kim, HeeSeok Kim, and Seokhie Hong. 2020. Recent advances in deep learning-based side-channel analysis. ETRI Journal 42, 2 (2020), 292\u2013304.","journal-title":"ETRI Journal"},{"key":"e_1_3_1_123_2","doi-asserted-by":"crossref","unstructured":"Andrew B. Kahng Ravi Varadarajan and Zhiang Wang. 2022. RTL-MP: Toward practical human-quality chip planning and macro placement. In Proceedings of the 2022 International Symposium on Physical Design (ISPD\u201922). 3\u201311.","DOI":"10.1145\/3505170.3506731"},{"issue":"8","key":"e_1_3_1_124_2","doi-asserted-by":"crossref","first-page":"1818","DOI":"10.1109\/TIT.2004.831844","article-title":"New class of nonlinear systematic error detecting codes","volume":"50","author":"Karpovsky Mark","year":"2004","unstructured":"Mark Karpovsky and Alexander Taubin. 2004. New class of nonlinear systematic error detecting codes. IEEE Transactions on Information Theory 50, 8 (2004), 1818\u20131819.","journal-title":"IEEE Transactions on Information Theory"},{"key":"e_1_3_1_125_2","first-page":"1","volume-title":"Proceedings of the 2018 15th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201918)","author":"Kaya Ezgi","year":"2018","unstructured":"Ezgi Kaya, Engin Afacan, and Gunhan Dundar. 2018. An analog\/RF circuit synthesis and design assistant tool for analog IP: DATA-IP. In Proceedings of the 2018 15th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201918). IEEE, Los Alamitos, CA, 1\u20139."},{"key":"e_1_3_1_126_2","volume-title":"Reuse Methodology Manual: For System-on-a-Chip Designs","author":"Keating Michael","year":"2007","unstructured":"Michael Keating and Pierre Bricaud. 2007. Reuse Methodology Manual: For System-on-a-Chip Designs. Springer."},{"key":"e_1_3_1_127_2","first-page":"104","volume-title":"Proceedings of the 21st International Computer Software and Applications Conference (COMPSAC\u201997)","author":"Khwaja Amir A.","year":"1997","unstructured":"Amir A. Khwaja. 1997. Enhancing extensibility of the design rule checker of an EDA tool by object-oriented modeling. In Proceedings of the 21st International Computer Software and Applications Conference (COMPSAC\u201997). IEEE, Los Alamitos, CA, 104\u2013108."},{"key":"e_1_3_1_128_2","first-page":"148","article-title":"Make some noise: Unleashing the power of convolutional neural networks for profiled side-channel analysis","author":"Kim Jaehun","year":"2019","unstructured":"Jaehun Kim, Stjepan Picek, Annelie Heuser, Shivam Bhasin, and Alan Hanjalic. 2019. Make some noise: Unleashing the power of convolutional neural networks for profiled side-channel analysis. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019 (2019), 148\u2013179.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_129_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE 29th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201920)","author":"Kim Minsu","year":"2020","unstructured":"Minsu Kim, Hyunwook Park, Seongguk Kim, Keeyoung Son, Subin Kim, Kyunjune Son, Seonguk Choi, Gapyeol Park, and Joungho Kim. 2020. Reinforcement learning-based auto-router considering signal integrity. In Proceedings of the 2020 IEEE 29th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201920). IEEE, Los Alamitos, CA, 1\u20133."},{"issue":"12","key":"e_1_3_1_130_2","doi-asserted-by":"crossref","first-page":"3246","DOI":"10.1109\/TIFS.2019.2900914","article-title":"Security implications of intentional capacitive crosstalk","volume":"14","author":"Kison Christian","year":"2019","unstructured":"Christian Kison, Omar Mohamed Awad, Marc Fyrbiak, and Christof Paar. 2019. Security implications of intentional capacitive crosstalk. IEEE Transactions on Information Forensics and Security 14, 12 (2019), 3246\u20133258.","journal-title":"IEEE Transactions on Information Forensics and Security"},{"key":"e_1_3_1_131_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE Symposium on Security and Privacy (SP\u201919)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, et\u00a0al. 2019. Spectre attacks: Exploiting speculative execution. In Proceedings of the 2019 IEEE Symposium on Security and Privacy (SP\u201919). IEEE, Los Alamitos, CA, 1\u201319."},{"key":"e_1_3_1_132_2","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/3489517.3530414","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC\u201922)","author":"Kolhe Gaurav","year":"2022","unstructured":"Gaurav Kolhe, Tyler Sheaves, Kevin Immanuel Gubbi, Soheil Salehi, Setareh Rafatirad, Sai Manoj, Avesta Sasan, and Houman Homayoun. 2022. LOCK&ROLL: Deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC\u201922). ACM, New York, NY, 85\u201390. 10.1145\/3489517.3530414"},{"key":"e_1_3_1_133_2","first-page":"37","volume-title":"Proceedings of the 2017 IEEE 28th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP\u201917)","author":"Konigsmark S. T. Choden","year":"2017","unstructured":"S. T. Choden Konigsmark, Deming Chen, and Martin D. F. Wong. 2017. High-level synthesis for side-channel defense. In Proceedings of the 2017 IEEE 28th International Conference on Application-Specific Systems, Architectures, and Processors (ASAP\u201917). 37\u201344. 10.1109\/ASAP.2017.7995257"},{"key":"e_1_3_1_134_2","first-page":"627","volume-title":"Proceedings of the 30th USENIX Security Symposium (USENIX Security\u201921)","author":"Krachenfels Thilo","year":"2021","unstructured":"Thilo Krachenfels, Tuba Kiyan, Shahin Tajik, and Jean-Pierre Seifert. 2021. Automatic extraction of secrets from the transistor jungle using laser-assisted side-channel attacks. In Proceedings of the 30th USENIX Security Symposium (USENIX Security\u201921). 627\u2013644."},{"key":"e_1_3_1_135_2","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/HST.2014.6855565","volume-title":"Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201914)","author":"Kumar Raghavan","year":"2014","unstructured":"Raghavan Kumar and Wayne Burleson. 2014. On design of a highly secure PUF based on non-linear current mirrors. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201914). IEEE, Los Alamitos, CA, 38\u201343."},{"key":"e_1_3_1_136_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference (DAC\u201919)","author":"Kunal Kishor","year":"2019","unstructured":"Kishor Kunal, Meghna Madhusudan, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Ramesh Harjani, Jiang Hu, Desmond A. Kirkpatrick, and Sachin S. Sapatnekar. 2019. ALIGN: Open-source analog layout automation from the ground up. In Proceedings of the 56th Annual Design Automation Conference (DAC\u201919). 1\u20134."},{"key":"e_1_3_1_137_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920)","author":"Kunal Kishor","year":"2020","unstructured":"Kishor Kunal, Jitesh Poojary, Tonmoy Dhar, Meghna Madhusudan, Ramesh Harjani, and Sachin S. Sapatnekar. 2020. A general approach for identifying hierarchical symmetry constraints for analog circuit layout. In Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920). IEEE, Los Alamitos, CA, 1\u20138."},{"key":"e_1_3_1_138_2","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"e_1_3_1_139_2","first-page":"1","volume-title":"Proceedings of the 2015 16th Latin-American Test Symposium (LATS\u201915)","author":"Lee Yu-Wei","year":"2015","unstructured":"Yu-Wei Lee and Nur A. Touba. 2015. Improving logic obfuscation via logic cone analysis. In Proceedings of the 2015 16th Latin-American Test Symposium (LATS\u201915). IEEE, Los Alamitos, CA, 1\u20136."},{"key":"e_1_3_1_140_2","unstructured":"Lok Yan. (n.d.) Automatic Implementation of Secure Silicon (AISS). Retrieved September 20 2022 from https:\/\/www.darpa.mil\/program\/automatic-implementation-of-secure-silicon."},{"key":"e_1_3_1_141_2","first-page":"580","volume-title":"Cryptographic Hardware and Embedded Systems\u2014CHES 2014","author":"Leiserson Andrew J.","year":"2014","unstructured":"Andrew J. Leiserson, Mark E. Marson, and Megan A. Wachs. 2014. Gate-level masking under a path-based leakage metric. In Cryptographic Hardware and Embedded Systems\u2014CHES 2014, Lejla Batina and Matthew Robshaw (Eds.). Springer, Berlin, Germany, 580\u2013597."},{"key":"e_1_3_1_142_2","unstructured":"Daphne Leprince-Ringuet. 2021. The global chip shortage is creating a new problem: More fake components. ZDNET . Retrieved September 20 2022 from https:\/\/www.zdnet.com\/article\/the-global-chip-shortage-is-creating-a-new-problem-more-fake-components-as-fraudsters-cash-in\/."},{"issue":"12","key":"e_1_3_1_143_2","doi-asserted-by":"crossref","first-page":"4904","DOI":"10.1109\/TCSI.2020.3005338","article-title":"Ask less, get more: Side-channel signal hiding, revisited","volume":"67","author":"Levi Itamar","year":"2020","unstructured":"Itamar Levi, Davide Bellizia, David Bol, and Fran\u00e7ois-Xavier Standaert. 2020. Ask less, get more: Side-channel signal hiding, revisited. IEEE Transactions on Circuits and Systems I: Regular Papers 67, 12 (2020), 4904\u20134917.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_1_144_2","doi-asserted-by":"crossref","first-page":"1509","DOI":"10.3850\/9783981537079_0923","volume-title":"Proceedings of the 2016 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201916)","author":"Li Hao","year":"2016","unstructured":"Hao Li, Fanshu Jiao, and Alex Doboli. 2016. Analog circuit topological feature extraction with unsupervised learning of new sub-structures. In Proceedings of the 2016 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201916). IEEE, Los Alamitos, CA, 1509\u20131512."},{"key":"e_1_3_1_145_2","doi-asserted-by":"crossref","unstructured":"Tian Li Anit Kumar Sahu Ameet Talwalkar and Virginia Smith. 2020. Federated learning: Challenges methods and future directions. IEEE Signal Processing Magazine 37 3 (May2020) 50\u201360. 10.1109\/MSP.2020.2975749","DOI":"10.1109\/MSP.2020.2975749"},{"key":"e_1_3_1_146_2","first-page":"24","volume-title":"Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201920)","author":"Li Yaguang","year":"2020","unstructured":"Yaguang Li, Yishuang Lin, Meghna Madhusudan, Arvind Sharma, Wenbin Xu, Sachin Sapatnekar, Ramesh Harjani, and Jiang Hu. 2020. Exploring a machine learning approach to performance driven analog IC placement. In Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI\u201920). IEEE, Los Alamitos, CA, 24\u201329."},{"key":"e_1_3_1_147_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920)","author":"Li Yaguang","year":"2020","unstructured":"Yaguang Li, Yishuang Lin, Meghna Madhusudan, Arvind Sharma, Wenbin Xu, Sachin S. Sapatnekar, Ramesh Harjani, and Jiang Hu. 2020. A customized graph neural network model for guiding analog IC placement. In Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920). IEEE, Los Alamitos, CA, 1\u20139."},{"issue":"10","key":"e_1_3_1_148_2","first-page":"2640","article-title":"An artificial neural network assisted optimization system for analog design space exploration","volume":"39","author":"Li Yaping","year":"2019","unstructured":"Yaping Li, Yong Wang, Yusong Li, Ranran Zhou, and Zhaojun Lin. 2019. An artificial neural network assisted optimization system for analog design space exploration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 10 (2019), 2640\u20132653.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_149_2","article-title":"VulDeePecker: A deep learning-based system for vulnerability detection","author":"Li Zhen","year":"2018","unstructured":"Zhen Li, Deqing Zou, Shouhuai Xu, Xinyu Ou, Hai Jin, Sujuan Wang, Zhijun Deng, and Yuyi Zhong. 2018. VulDeePecker: A deep learning-based system for vulnerability detection. arXiv preprint arXiv:1801.01681 (2018).","journal-title":"arXiv preprint arXiv:1801.01681"},{"key":"e_1_3_1_150_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920)","author":"Liang Rongjian","year":"2020","unstructured":"Rongjian Liang, Zhiyao Xie, Jinwook Jung, Vishnavi Chauha, Yiran Chen, Jiang Hu, Hua Xiang, and Gi-Joon Nam. 2020. Routing-free crosstalk prediction. In Proceedings of the 2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD\u201920). 1\u20139."},{"issue":"6","key":"e_1_3_1_151_2","article-title":"A deep reinforcement learning approach for global routing","volume":"142","author":"Liao Haiguang","year":"2020","unstructured":"Haiguang Liao, Wentai Zhang, Xuliang Dong, Barnabas Poczos, Kenji Shimada, and Levent Burak Kara. 2020. A deep reinforcement learning approach for global routing. Journal of Mechanical Design 142, 6 (2020), Article 061701, 12 pages.","journal-title":"Journal of Mechanical Design"},{"key":"e_1_3_1_152_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-39284-0_5"},{"key":"e_1_3_1_153_2","first-page":"59","volume-title":"Proceedings of the 2012 8th International Conference on Intelligent Information Hiding and Multimedia Signal Processing","author":"Lin Kuang Tsan","year":"2012","unstructured":"Kuang Tsan Lin. 2012. Based on binary encoding methods and visual cryptography schemes to hide data. In Proceedings of the 2012 8th International Conference on Intelligent Information Hiding and Multimedia Signal Processing. 59\u201362. 10.1109\/IIH-MSP.2012.20"},{"key":"e_1_3_1_154_2","first-page":"973","volume-title":"Proceedings of the 27th USENIX Security Symposium (USENIX Security\u201918)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, et\u00a0al. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Security Symposium (USENIX Security\u201918). 973\u2013990."},{"issue":"2","key":"e_1_3_1_155_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/j.vlsi.2008.04.003","article-title":"Analog circuit optimization system based on hybrid evolutionary algorithms","volume":"42","author":"Liu Bo","year":"2009","unstructured":"Bo Liu, Yan Wang, Zhiping Yu, Leibo Liu, Miao Li, Zheng Wang, Jing Lu, and Francisco V. Fern\u00e1ndez. 2009. Analog circuit optimization system based on hybrid evolutionary algorithms. Integration 42, 2 (2009), 137\u2013148.","journal-title":"Integration"},{"key":"e_1_3_1_156_2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2909558"},{"key":"e_1_3_1_157_2","first-page":"496","volume-title":"Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920)","author":"Liu Mingjie","year":"2020","unstructured":"Mingjie Liu, Keren Zhu, Jiaqi Gu, Linxiao Shen, Xiyuan Tang, Nan Sun, and David Z. Pan. 2020. Towards decrypting the art of analog layout: Placement quality prediction via transfer learning. In Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920). IEEE, Los Alamitos, CA, 496\u2013501."},{"key":"e_1_3_1_158_2","first-page":"1","volume-title":"Proceedings of the 2015 IEEE International Test Conference (ITC\u201915)","author":"Liu Yu","year":"2015","unstructured":"Yu Liu, Georgios Volanis, Ke Huang, and Yiorgos Makris. 2015. Concurrent hardware Trojan detection in wireless cryptographic ICs. In Proceedings of the 2015 IEEE International Test Conference (ITC\u201915). IEEE, Los Alamitos, CA, 1\u20138."},{"key":"e_1_3_1_159_2","first-page":"199","volume-title":"Proceedings of the 2020 21st International Symposium on Quality Electronic Design (ISQED\u201920)","author":"Liu Yuntao","year":"2020","unstructured":"Yuntao Liu, Michael Zuzak, Yang Xie, Abhishek Chakraborty, and Ankur Srivastava. 2020. Strong anti-SAT: Secure and effective logic locking. In Proceedings of the 2020 21st International Symposium on Quality Electronic Design (ISQED\u201920). IEEE, Los Alamitos, CA, 199\u2013205."},{"issue":"3","key":"e_1_3_1_160_2","doi-asserted-by":"crossref","first-page":"1213","DOI":"10.1109\/TII.2017.2690940","article-title":"Capturing high-discriminative fault features for electronics-rich analog system via deep learning","volume":"13","author":"Liu Zhenbao","year":"2017","unstructured":"Zhenbao Liu, Zhen Jia, Chi-Man Vong, Shuhui Bu, Junwei Han, and Xiaojun Tang. 2017. Capturing high-discriminative fault features for electronics-rich analog system via deep learning. IEEE Transactions on Industrial Informatics 13, 3 (2017), 1213\u20131226.","journal-title":"IEEE Transactions on Industrial Informatics"},{"key":"e_1_3_1_161_2","doi-asserted-by":"publisher","DOI":"10.1017\/S1431927611004235"},{"key":"e_1_3_1_162_2","first-page":"13","volume-title":"Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919)","author":"Louren\u00e7o Nuno","year":"2019","unstructured":"Nuno Louren\u00e7o, Engin Afacan, Ricardo Martins, F\u00e1bio Passos, Ant\u00f3nio Canelas, Ricardo P\u00f3voa, Nuno Horta, and G. Dundar. 2019. Using polynomial regression and artificial neural networks for reusable analog ic sizing. In Proceedings of the 2019 16th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201919). IEEE, Los Alamitos, CA, 13\u201316."},{"key":"e_1_3_1_163_2","first-page":"133","volume-title":"Proceedings of the 2018 15th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201918)","author":"Louren\u00e7o Nuno","year":"2018","unstructured":"Nuno Louren\u00e7o, Jo\u00e3o Rosa, Ricardo Martins, Helena Aidos, Ant\u00f3nio Canelas, Ricardo P\u00f3voa, and Nuno Horta. 2018. On the exploration of promising analog IC designs via artificial neural networks. In Proceedings of the 2018 15th International Conference on Synthesis, Modeling, Analysis, and Simulation Methods and Applications to Circuit Design (SMACD\u201918). IEEE, Los Alamitos, CA, 133\u2013136."},{"key":"e_1_3_1_164_2","first-page":"733","volume-title":"Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921)","author":"Lu Yi-Chen","year":"2021","unstructured":"Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, and Sung Kyu Lim. 2021. RL-Sizer: VLSI gate sizing for timing optimization using deep reinforcement learning. In Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921). IEEE, Los Alamitos, CA, 733\u2013738."},{"key":"e_1_3_1_165_2","volume-title":"Proceedings of the 34th Advances in Neural Information Processing Systems Workshop on ML for Systems (NeurIPS\u201920)","author":"Lu Yi-Chen","year":"2020","unstructured":"Yi-Chen Lu, Sai Pentapati, and Sung Kyu Lim. 2020. VLSI placement optimization using graph neural networks. In Proceedings of the 34th Advances in Neural Information Processing Systems Workshop on ML for Systems (NeurIPS\u201920)."},{"key":"e_1_3_1_166_2","first-page":"7","volume-title":"Proceedings of the 2021 International Symposium on Physical Design","author":"Lu Yi-Chen","year":"2021","unstructured":"Yi-Chen Lu, Sai Pentapati, and Sung Kyu Lim. 2021. The law of attraction: Affinity-aware placement optimization using graph neural networks. In Proceedings of the 2021 International Symposium on Physical Design. 7\u201314."},{"issue":"2","key":"e_1_3_1_167_2","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","article-title":"The use of triple-modular redundancy to improve computer reliability","volume":"6","author":"Lyons Robert E.","year":"1962","unstructured":"Robert E. Lyons and Wouter Vanderkulk. 1962. The use of triple-modular redundancy to improve computer reliability. IBM Journal of Research and Development 6, 2 (1962), 200\u2013209.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_1_168_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3024938"},{"issue":"12","key":"e_1_3_1_169_2","doi-asserted-by":"crossref","first-page":"3406","DOI":"10.1109\/TVLSI.2017.2748018","article-title":"Are proximity attacks a threat to the security of split manufacturing of integrated circuits?","volume":"25","author":"Maga\u00f1a Jonathon","year":"2017","unstructured":"Jonathon Maga\u00f1a, Daohang Shi, Jackson Melchert, and Azadeh Davoodi. 2017. Are proximity attacks a threat to the security of split manufacturing of integrated circuits? IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 12 (2017), 3406\u20133419.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_170_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00069"},{"key":"e_1_3_1_171_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5716-y"},{"key":"e_1_3_1_172_2","article-title":"Side channel attack: An approach based on machine learning","author":"Markowitch Olivier","year":"2011","unstructured":"Olivier Markowitch, Liran Lerman, and Gianluca Bontempi. 2011. Side channel attack: An approach based on machine learning. In Proceedings of the International Conference on Constructive Side-Channel Analysis and Secure Design (COSADE\u201911).","journal-title":"Proceedings of the International Conference on Constructive Side-Channel Analysis and Secure Design (COSADE\u201911)"},{"key":"e_1_3_1_173_2","volume-title":"Electronic Design Automation for Integrated Circuits Handbook","author":"Martin Grant","year":"2016","unstructured":"Grant Martin, Louis Scheffer, and Luciano Lavagno. 2016. Electronic Design Automation for Integrated Circuits Handbook. CRC Press, Boca Raton, FL."},{"key":"e_1_3_1_174_2","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"Massad Mohamed El","year":"2017","unstructured":"Mohamed El Massad, Jun Zhang, Siddharth Garg, and Mahesh V. Tripunitara. 2017. Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism. arXiv preprint arXiv:1703.10187 (2017).","journal-title":"arXiv preprint arXiv:1703.10187"},{"key":"e_1_3_1_175_2","first-page":"131","volume-title":"Proceedings of the 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS\u201918)","author":"Matsuba Teruki","year":"2018","unstructured":"Teruki Matsuba, Nobukazu Takai, Masafumi Fukuda, and Yusuke Kubo. 2018. Inference of suitable for required specification analog circuit topology using deep learning. In Proceedings of the 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS\u201918). IEEE, Los Alamitos, CA, 131\u2013134."},{"key":"e_1_3_1_176_2","unstructured":"Brendan McMahan and Daniel Ramage. 2017. Federated Learning: Collaborative Machine Learning without Centralized Training Data. Retrieved February 1 2022 from https:\/\/ai.googleblog.com\/2017\/04\/federated-learning-collaborative.html."},{"issue":"3","key":"e_1_3_1_177_2","doi-asserted-by":"crossref","first-page":"435","DOI":"10.3390\/electronics11030435","article-title":"A review of machine learning techniques in analog integrated circuit design automation","volume":"11","author":"Mina Rayan","year":"2022","unstructured":"Rayan Mina, Chadi Jabbour, and George E. Sakr. 2022. A review of machine learning techniques in analog integrated circuit design automation. Electronics 11, 3 (2022), 435.","journal-title":"Electronics"},{"key":"e_1_3_1_178_2","article-title":"Chip placement with deep reinforcement learning","author":"Mirhoseini Azalia","year":"2020","unstructured":"Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Jiang, Ebrahim Songhori, Shen Wang, Young-Joon Lee, et\u00a0al. 2020. Chip placement with deep reinforcement learning. arXiv preprint arXiv:2004.10746 (2020).","journal-title":"arXiv preprint arXiv:2004.10746"},{"key":"e_1_3_1_179_2","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1038\/s41586-021-03544-w","article-title":"A graph placement methodology for fast chip design.","volume":"594","author":"Mirhoseini Azalia","year":"2021","unstructured":"Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim M. Songhori, Shen Wang, Young-Joon Lee, et\u00a0al. 2021. A graph placement methodology for fast chip design. Nature 594 7862 (2021), 207\u2013212.","journal-title":"Nature"},{"key":"e_1_3_1_180_2","doi-asserted-by":"crossref","first-page":"552","DOI":"10.46586\/tches.v2021.i3.552-598","article-title":"DL-LA: Deep learning leakage assessment: A modern roadmap for SCA evaluations","author":"Moos Thorben","year":"2021","unstructured":"Thorben Moos, Felix Wegener, and Amir Moradi. 2021. DL-LA: Deep learning leakage assessment: A modern roadmap for SCA evaluations. IACR Transactions on Cryptographic Hardware and Embedded Systems 2021 (2021), 552\u2013598.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_181_2","first-page":"1","volume-title":"Proceedings of the 2021 32nd Irish Signals and Systems Conference (ISSC\u201921)","author":"Murphy Se\u00e1n D.","year":"2021","unstructured":"Se\u00e1n D. Murphy and Kevin G. McCarthy. 2021. Automated design of CMOS operational amplifier using a neural network. In Proceedings of the 2021 32nd Irish Signals and Systems Conference (ISSC\u201921). IEEE, Los Alamitos, CA, 1\u20136."},{"key":"e_1_3_1_182_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834396"},{"key":"e_1_3_1_183_2","first-page":"1","volume-title":"Proceedings of the 2017 IEEE International Test Conference (ITC\u201917)","author":"Nahiyan Adib","year":"2017","unstructured":"Adib Nahiyan, Mehdi Sadi, Rahul Vittal, Gustavo Contreras, Domenic Forte, and Mark Tehranipoor. 2017. Hardware trojan detection through information flow security verification. In Proceedings of the 2017 IEEE International Test Conference (ITC\u201917). 1\u201310. 10.1109\/TEST.2017.8242062"},{"key":"e_1_3_1_184_2","unstructured":"Annamalai Narayanan Mahinthan Chandramohan Rajasekar Venkatesan Lihui Chen Yang Liu and Shantanu Jaiswal. 2017. graph2vec: Learning distributed representations of graphs. arXiv:cs.AI\/1707.05005 (2017)."},{"key":"e_1_3_1_185_2","first-page":"1","article-title":"LSOracle: A logic synthesis framework driven by artificial intelligence: Invited paper","author":"Neto W. L.","year":"2019","unstructured":"W. L. Neto, Max Austin, Scott Temple, L. Amar\u00f9, Xifan Tang, and P. Gaillardon. 2019. LSOracle: A logic synthesis framework driven by artificial intelligence: Invited paper. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919).1\u20136.","journal-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)."},{"key":"e_1_3_1_186_2","first-page":"156","volume-title":"Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium (IOLTS\u201912)","author":"Neumeier Yaara","year":"2012","unstructured":"Yaara Neumeier and Osnat Keren. 2012. Punctured Karpovsky-Taubin binary robust error detecting codes for cryptographic devices. In Proceedings of the 2012 IEEE 18th International On-Line Testing Symposium (IOLTS\u201912). IEEE, Los Alamitos, CA, 156\u2013161."},{"key":"e_1_3_1_187_2","article-title":"An introduction to convolutional neural networks","author":"O\u2019Shea Keiron","year":"2015","unstructured":"Keiron O\u2019Shea and Ryan Nash. 2015. An introduction to convolutional neural networks. ArXiv E-prints arXiv:1511.08458 (2015).","journal-title":"ArXiv E-prints arXiv:1511.08458"},{"issue":"4","key":"e_1_3_1_188_2","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/MDAT.2020.3033255","article-title":"Split-chip design to prevent ip reverse engineering","volume":"38","author":"Pagliarini Samuel","year":"2020","unstructured":"Samuel Pagliarini, Joseph Sweeney, Ken Mai, Shawn Blanton, Larry Pileggi, and Subhasish Mitra. 2020. Split-chip design to prevent ip reverse engineering. IEEE Design & Test 38, 4 (2020), 109\u2013118.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_1_189_2","first-page":"1","volume-title":"Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC\u201919)","author":"Pan Po-Cheng","year":"2019","unstructured":"Po-Cheng Pan, Chien-Chia Huang, and Hung-Ming Chen. 2019. Late breaking results: An efficient learning-based approach for performance exploration on analog and RF circuit synthesis. In Proceedings of the 2019 56th ACM\/IEEE Design Automation Conference (DAC\u201919). IEEE, Los Alamitos, CA, 1\u20132."},{"key":"e_1_3_1_190_2","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.191"},{"key":"e_1_3_1_191_2","first-page":"408","volume-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC\u201921)","author":"Pan Zhixin","year":"2021","unstructured":"Zhixin Pan and Prabhat Mishra. 2021. Automated test generation for hardware Trojan detection using reinforcement learning. In Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC\u201921). ACM, New York, NY, 408\u2013413. 10.1145\/3394885.3431595"},{"key":"e_1_3_1_192_2","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/ISQED.2019.8697679","volume-title":"Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919)","author":"Pasandi Ghasem","year":"2019","unstructured":"Ghasem Pasandi, Shahin Nazarian, and Massoud Pedram. 2019. Approximate logic synthesis: A reinforcement learning-based technology mapping approach. In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919). IEEE, Los Alamitos, CA, 26\u201332."},{"key":"e_1_3_1_193_2","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406555"},{"issue":"5","key":"e_1_3_1_194_2","first-page":"81","article-title":"A RBF\/MLP modular neural network for microwave device modeling","volume":"6","author":"Passos M\u00e1rcio G.","year":"2006","unstructured":"M\u00e1rcio G. Passos, P. H. da F Silva, and Humberto C. C. Fernandes. 2006. A RBF\/MLP modular neural network for microwave device modeling. International Journal of Computer Science and Network Security 6, 5A (2006), 81\u201386.","journal-title":"International Journal of Computer Science and Network Security"},{"key":"e_1_3_1_195_2","first-page":"8024","volume-title":"Advances in Neural Information Processing Systems 32","author":"Paszke Adam","year":"2019","unstructured":"Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, et\u00a0al. 2019. PyTorch: An imperative style, high-performance deep learning library. In Advances in Neural Information Processing Systems 32, H. Wallach, H. Larochelle, A. Beygelzimer, F. d\u2019Alch\u00e9-Buc, E. Fox, and R. Garnett (Eds.). Curran Associates, 8024\u20138035. http:\/\/papers.neurips.cc\/paper\/9015-pytorch-an-imperative-style-high-performance-deep-learning-library.pdf."},{"key":"e_1_3_1_196_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"e_1_3_1_197_2","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"Pedregosa F.","year":"2011","unstructured":"F. Pedregosa, G. Varoquaux, A. Gramfort, V. Michel, B. Thirion, O. Grisel, M. Blondel, et\u00a0al. 2011. Scikit-learn: Machine learning in Python. Journal of Machine Learning Research 12 (2011), 2825\u20132830.","journal-title":"Journal of Machine Learning Research"},{"key":"e_1_3_1_198_2","volume-title":"The Fundamentals of Digital Semiconductor Testing","author":"Perry Guy","year":"2007","unstructured":"Guy Perry. 2007. The Fundamentals of Digital Semiconductor Testing. Soft Test Inc."},{"key":"e_1_3_1_199_2","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/DDECS.2012.6219014","volume-title":"Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912)","author":"Petrovic Vladimir","year":"2012","unstructured":"Vladimir Petrovic, Marko Ilic, Gunter Schoof, and Zoran Stamenkovic. 2012. Design methodology for fault tolerant ASICs. In Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS\u201912). 8\u201311. 10.1109\/DDECS.2012.6219014"},{"issue":"1","key":"e_1_3_1_200_2","first-page":"1","article-title":"The curse of class imbalance and conflicting metrics with machine learning for side-channel evaluations","volume":"2019","author":"Picek Stjepan","year":"2019","unstructured":"Stjepan Picek, Annelie Heuser, Alan Jovic, Shivam Bhasin, and Francesco Regazzoni. 2019. The curse of class imbalance and conflicting metrics with machine learning for side-channel evaluations. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019, 1 (2019), 1\u201329.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_201_2","article-title":"SoK: Deep learning-based physical side-channel analysis","author":"Picek Stjepan","year":"2021","unstructured":"Stjepan Picek, Guilherme Perin, Luca Mariot, Lichao Wu, and Lejla Batina. 2021. SoK: Deep learning-based physical side-channel analysis. Cryptology ePrint Archive 2021 (2021), 1\u201319.","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_202_2","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems\u2014CHES 2005","author":"Popp Thomas","year":"2005","unstructured":"Thomas Popp and Stefan Mangard. 2005. Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In Cryptographic Hardware and Embedded Systems\u2014CHES 2005, Josyula R. Rao and Berk Sunar (Eds.). Springer, Berlin, Germany, 172\u2013186."},{"key":"e_1_3_1_203_2","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/978-3-642-38348-9_9","volume-title":"Advances in Cryptology\u2014EUROCRYPT 2013","author":"Prouff Emmanuel","year":"2013","unstructured":"Emmanuel Prouff and Matthieu Rivain. 2013. Masking against side-channel attacks: A formal security proof. In Advances in Cryptology\u2014EUROCRYPT 2013, Thomas Johansson and Phong Q. Nguyen (Eds.). Springer, Berlin, Germany, 142\u2013159."},{"key":"e_1_3_1_204_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.15"},{"key":"e_1_3_1_205_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2428707"},{"key":"e_1_3_1_206_2","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/2228360.2228377","volume-title":"Proceedings of the 49th Annual Design Automation Conference","author":"Rajendran Jeyavijayan","year":"2012","unstructured":"Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2012. Security analysis of logic obfuscation. In Proceedings of the 49th Annual Design Automation Conference(DAC\u201912). 83\u201389."},{"key":"e_1_3_1_207_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"e_1_3_1_208_2","unstructured":"Behzad Razavi. 2000. Design of Analog CMOS Integrated Circuits . McGraw-Hill Education."},{"key":"e_1_3_1_209_2","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1007\/978-3-662-52993-5_11","volume-title":"Proceedings of the International Conference on Fast Software Encryption","author":"Reparaz Oscar","year":"2016","unstructured":"Oscar Reparaz. 2016. Detecting flawed masking schemes with leakage detection tests. In Proceedings of the International Conference on Fast Software Encryption. 204\u2013222."},{"key":"e_1_3_1_210_2","first-page":"121","volume-title":"Proceedings of the Annual International Cryptology Conference","author":"Reparaz Oscar","year":"2018","unstructured":"Oscar Reparaz, Lauren De Meyer, Beg\u00fcl Bilgin, Victor Arribas, Svetla Nikova, Ventzislav Nikov, and Nigel Smart. 2018. CAPA: The spirit of beaver against physical attacks. In Proceedings of the Annual International Cryptology Conference. 121\u2013151."},{"key":"e_1_3_1_211_2","article-title":"Reinforcement learning-based design of side-channel countermeasures","author":"Rijsdijk Jorai","year":"2021","unstructured":"Jorai Rijsdijk, Lichao Wu, and Guilherme Perin. 2021. Reinforcement learning-based design of side-channel countermeasures. Cryptology ePrint Archive 2021 (2021), 1\u201321.","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_212_2","first-page":"71","article-title":"Reinforcement learning for hyperparameter tuning in deep learning-based side-channel analysis","author":"Rijsdijk Jorai","year":"2021","unstructured":"Jorai Rijsdijk, Lichao Wu, Guilherme Perin, and Stjepan Picek. 2021. Reinforcement learning for hyperparameter tuning in deep learning-based side-channel analysis. Cryptology ePrint Archive 2021 (2021), 71.","journal-title":"Cryptology ePrint Archive"},{"issue":"2018","key":"e_1_3_1_213_2","article-title":"The big hack: How China used a tiny chip to infiltrate us companies","volume":"4","author":"Robertson Jordan","year":"2018","unstructured":"Jordan Robertson and Michael Riley. 2018. The big hack: How China used a tiny chip to infiltrate us companies. Bloomberg Businessweek 4, 2018 (2018).","journal-title":"Bloomberg Businessweek"},{"key":"e_1_3_1_214_2","first-page":"39","volume-title":"Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM\u201920)","author":"Rosenbaum E.","year":"2020","unstructured":"E. Rosenbaum, J. Xiong, A. Yang, Z. Chen, and Maxim Raginsky. 2020. Machine learning for circuit aging simulation. In Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM\u201920). IEEE, Los Alamitos, CA, 39."},{"key":"e_1_3_1_215_2","first-page":"4157","volume-title":"Proceedings of the 2020 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP\u201920)","author":"Rotman Michael","year":"2020","unstructured":"Michael Rotman and Lior Wolf. 2020. Electric analog circuit design with hypernetworks and a differential simulator. In Proceedings of the 2020 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP\u201920). IEEE, Los Alamitos, CA, 4157\u20134161."},{"key":"e_1_3_1_216_2","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0048-x"},{"key":"e_1_3_1_217_2","first-page":"458","volume-title":"Proceedings of the 2006 IEEE\/ACM International Conference on Computer Aided Design","author":"Rutenbar Rob A.","year":"2006","unstructured":"Rob A. Rutenbar. 2006. Design automation for analog: The next generation of tool challenges. In Proceedings of the 2006 IEEE\/ACM International Conference on Computer Aided Design. IEEE, Los Alamitos, CA, 458\u2013460."},{"key":"e_1_3_1_218_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"issue":"4","key":"e_1_3_1_219_2","doi-asserted-by":"crossref","first-page":"685","DOI":"10.3390\/electronics9040685","article-title":"Gaussian-process-based surrogate for optimization-aided and process-variations-aware analog circuit design","volume":"9","author":"Sanabria-Borb\u00f3n Adriana C.","year":"2020","unstructured":"Adriana C. Sanabria-Borb\u00f3n, Sergio Soto-Aguilar, Johan J. Estrada-L\u00f3pez, Douglas Allaire, and Edgar S\u00e1nchez-Sinencio. 2020. Gaussian-process-based surrogate for optimization-aided and process-variations-aware analog circuit design. Electronics 9, 4 (2020), 685.","journal-title":"Electronics"},{"issue":"1","key":"e_1_3_1_220_2","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1049\/cdt2.12005","article-title":"Recycled integrated circuit detection using reliability analysis and machine learning algorithms","volume":"15","author":"Krishnan Udaya Shankar Santhana","year":"2021","unstructured":"Udaya Shankar Santhana Krishnan and Kalpana Palanisamy. 2021. Recycled integrated circuit detection using reliability analysis and machine learning algorithms. IET Computers & Digital Techniques 15, 1 (2021), 20\u201335.","journal-title":"IET Computers & Digital Techniques"},{"key":"e_1_3_1_221_2","article-title":"Analog Reliability Analysis for Mission-Critical Applications. White Paper","author":"Schaldenbrand A.","year":"2019","unstructured":"A. Schaldenbrand. 2019. Analog Reliability Analysis for Mission-Critical Applications. White Paper. Cadence Design Systems Inc.","journal-title":"Cadence Design Systems Inc."},{"key":"e_1_3_1_222_2","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2717764.2717781","volume-title":"Proceedings of the 2015 International Symposium on Physical Design","author":"Scheible Juergen","year":"2015","unstructured":"Juergen Scheible and Jens Lienig. 2015. Automation of analog IC layout: Challenges and solutions. In Proceedings of the 2015 International Symposium on Physical Design. 33\u201340."},{"key":"e_1_3_1_223_2","doi-asserted-by":"crossref","first-page":"490","DOI":"10.23919\/DATE48585.2020.9116200","volume-title":"Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920)","author":"Settaluri Keertana","year":"2020","unstructured":"Keertana Settaluri, Ameer Haj-Ali, Qijing Huang, Kourosh Hakhamaneshi, and Borivoje Nikolic. 2020. AutoCkt: Deep reinforcement learning of analog circuit designs. In Proceedings of the 2020 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201920). IEEE, Los Alamitos, CA, 490\u2013495."},{"issue":"2","key":"e_1_3_1_224_2","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/JETCAS.2021.3075767","article-title":"Introducing recurrence in strong PUFs for enhanced machine learning attack resistance","volume":"11","author":"Shah Nimesh","year":"2021","unstructured":"Nimesh Shah, Durba Chatterjee, Brojogopal Sapui, Debdeep Mukhopadhyay, and Arindam Basu. 2021. Introducing recurrence in strong PUFs for enhanced machine learning attack resistance. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 11, 2 (2021), 319\u2013332.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_1_225_2","first-page":"289","volume-title":"Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915)","author":"Shakya Bicky","year":"2015","unstructured":"Bicky Shakya, Ujjwal Guin, Mark Tehranipoor, and Domenic Forte. 2015. Performance optimization for on-chip sensors to detect recycled ICs. In Proceedings of the 2015 33rd IEEE International Conference on Computer Design (ICCD\u201915). IEEE, Los Alamitos, CA, 289\u2013295."},{"issue":"1","key":"e_1_3_1_226_2","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1007\/s41635-017-0001-6","article-title":"Benchmarking of hardware Trojans and maliciously affected circuits","volume":"1","author":"Shakya Bicky","year":"2017","unstructured":"Bicky Shakya, Tony He, Hassan Salmani, Domenic Forte, Swarup Bhunia, and Mark Tehranipoor. 2017. Benchmarking of hardware Trojans and maliciously affected circuits. Journal of Hardware and Systems Security 1, 1 (2017), 85\u2013102.","journal-title":"Journal of Hardware and Systems Security"},{"key":"e_1_3_1_227_2","doi-asserted-by":"crossref","first-page":"86","DOI":"10.46586\/tches.v2019.i3.86-118","article-title":"Covert gates: Protecting integrated circuits with undetectable camouflaging","author":"Shakya Bicky","year":"2019","unstructured":"Bicky Shakya, Haoting Shen, Mark Tehranipoor, and Domenic Forte. 2019. Covert gates: Protecting integrated circuits with undetectable camouflaging. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019 (2019), 86\u2013118.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_228_2","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/HST.2017.7951805","volume-title":"Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201917)","author":"Shamsi Kaveh","year":"2017","unstructured":"Kaveh Shamsi, Meng Li, Travis Meade, Zheng Zhao, David Z. Pan, and Yier Jin. 2017. AppSAT: Approximately deobfuscating integrated circuits. In Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201917). IEEE, Los Alamitos, CA, 95\u2013100."},{"key":"e_1_3_1_229_2","first-page":"155","volume-title":"Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201916)","author":"Shi Qihang","year":"2016","unstructured":"Qihang Shi, Navid Asadizanjani, Domenic Forte, and Mark M. Tehranipoor. 2016. A layout-driven framework to assess vulnerability of ICs to microprobing attacks. In Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201916). IEEE, Los Alamitos, CA, 155\u2013160."},{"issue":"11","key":"e_1_3_1_230_2","first-page":"1981","article-title":"Obfuscated built-in self-authentication with secure and efficient wire-lifting","volume":"38","author":"Shi Qihang","year":"2018","unstructured":"Qihang Shi, Mark M. Tehranipoor, and Domenic Forte. 2018. Obfuscated built-in self-authentication with secure and efficient wire-lifting. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 38, 11 (2018), 1981\u20131994.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_231_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"issue":"12","key":"e_1_3_1_232_2","doi-asserted-by":"crossref","first-page":"1977","DOI":"10.1109\/TCAD.2014.2360458","article-title":"Fast Monte Carlo-based estimation of analog parametric test metrics","volume":"33","author":"Stratigopoulos Haralampos-G.","year":"2014","unstructured":"Haralampos-G. Stratigopoulos and Stephen Sunter. 2014. Fast Monte Carlo-based estimation of analog parametric test metrics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 12 (2014), 1977\u20131990.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_233_2","first-page":"722","volume-title":"Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Subramani Kiruba Sankaran","year":"2017","unstructured":"Kiruba Sankaran Subramani, Angelos Antonopoulos, Ahmed Attia Abotabl, Aria Nosratinia, and Yiorgos Makris. 2017. ACE: Adaptive channel estimation for detecting analog\/RF Trojans in WLAN transceivers. In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917). IEEE, Los Alamitos, CA, 722\u2013727."},{"key":"e_1_3_1_234_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/HST.2015.7140252","volume-title":"Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201915)","author":"Subramanyan Pramod","year":"2015","unstructured":"Pramod Subramanyan, Sayak Ray, and Sharad Malik. 2015. Evaluating the security of logic encryption algorithms. In Proceedings of the 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201915). IEEE, Los Alamitos, CA, 137\u2013143."},{"key":"e_1_3_1_235_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.05.017"},{"issue":"8","key":"e_1_3_1_236_2","first-page":"3668","article-title":"A survey of optimization methods from a machine learning perspective","volume":"50","author":"Sun Shiliang","year":"2019","unstructured":"Shiliang Sun, Zehui Cao, Han Zhu, and Jing Zhao. 2019. A survey of optimization methods from a machine learning perspective. IEEE Transactions on Cybernetics 50, 8 (2019), 3668\u20133681.","journal-title":"IEEE Transactions on Cybernetics"},{"issue":"1","key":"e_1_3_1_237_2","first-page":"126","article-title":"Sequential circuit design for embedded cryptographic applications resilient to adversarial faults","volume":"57","author":"Sunar Berk","year":"2007","unstructured":"Berk Sunar, Gunnar Gaubatz, and Erkay Savas. 2007. Sequential circuit design for embedded cryptographic applications resilient to adversarial faults. IEEE Transactions on Computers 57, 1 (2007), 126\u2013138.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_1_238_2","doi-asserted-by":"crossref","first-page":"2727","DOI":"10.1145\/3292500.3330699","volume-title":"Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining","author":"Svyatkovskiy Alexey","year":"2019","unstructured":"Alexey Svyatkovskiy, Ying Zhao, Shengyu Fu, and Neel Sundaresan. 2019. Pythia: AI-assisted code completion system. In Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. 2727\u20132735."},{"key":"e_1_3_1_239_2","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","author":"Swings Koen","year":"1990","unstructured":"Koen Swings, Georges Gielen, and Willy Sansen. 1990. An intelligent analog IC design system based on manipulation of design equations. In Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE, Los Alamitos, CA, 8\u20136."},{"key":"e_1_3_1_240_2","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/ISESD.2017.8253353","volume-title":"Proceedings of the 2017 International Symposium on Electronics and Smart Devices (ISESD\u201917)","author":"Takai Nobukazu","year":"2017","unstructured":"Nobukazu Takai and Masafumi Fukuda. 2017. Prediction of element values of OPAmp for required specifications utilizing deep learning. In Proceedings of the 2017 International Symposium on Electronics and Smart Devices (ISESD\u201917). IEEE, Los Alamitos, CA, 300\u2013303."},{"key":"e_1_3_1_241_2","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"Tan Benjamin","year":"2020","unstructured":"Benjamin Tan, Ramesh Karri, Nimisha Limaye, Abhrajit Sengupta, Ozgur Sinanoglu, Moshiur Rahman, Swarup Bhunia, et\u00a0al. 2020. Benchmarking at the frontier of hardware security: Lessons from logic locking. arXiv preprint arXiv:2006.06806 (2020).","journal-title":"arXiv preprint arXiv:2006.06806"},{"issue":"1","key":"e_1_3_1_242_2","first-page":"23","article-title":"Harvesting design knowledge from the Internet: High-dimensional performance tradeoff modeling for large-scale analog circuits","volume":"35","author":"Tao Jun","year":"2015","unstructured":"Jun Tao, Changhai Liao, Xuan Zeng, and Xin Li. 2015. Harvesting design knowledge from the Internet: High-dimensional performance tradeoff modeling for large-scale analog circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, 1 (2015), 23\u201336.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_243_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_1_244_2","volume-title":"Introduction to Hardware Security and Trust","author":"Tehranipoor Mohammad","year":"2011","unstructured":"Mohammad Tehranipoor and Cliff Wang. 2011. Introduction to Hardware Security and Trust. Springer."},{"key":"e_1_3_1_245_2","first-page":"911","volume-title":"Proceedings of the 2010 10th International Symposium on Communications and Information Technologies","author":"Terapasirdsin Apichat","year":"2010","unstructured":"Apichat Terapasirdsin and Naruemon Wattanapongsakorn. 2010. Crosstalk minimization in VLSI design using signal transition avoidance. In Proceedings of the 2010 10th International Symposium on Communications and Information Technologies. 911\u2013915. 10.1109\/ISCIT.2010.5665117"},{"key":"e_1_3_1_246_2","doi-asserted-by":"crossref","first-page":"107","DOI":"10.46586\/tches.v2019.i2.107-131","article-title":"Non-profiled deep learning-based side-channel attacks with sensitivity analysis","author":"Timon Benjamin","year":"2019","unstructured":"Benjamin Timon. 2019. Non-profiled deep learning-based side-channel attacks with sensitivity analysis. IACR Transactions on Cryptographic Hardware and Embedded Systems 2019 (2019), 107\u2013131.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_247_2","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/DFT.2014.6962084","volume-title":"Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201914)","author":"Tomashevich Victor","year":"2014","unstructured":"Victor Tomashevich, Yaara Neumeier, Raghavan Kumar, Osnat Keren, and Ilia Polian. 2014. Protecting cryptographic hardware against malicious attacks by nonlinear robust codes. In Proceedings of the 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT\u201914). IEEE, Los Alamitos, CA, 40\u201345."},{"key":"e_1_3_1_248_2","article-title":"Combinational logic design for AES subbyte transformation on masked data","author":"Trichina Elena","year":"2003","unstructured":"Elena Trichina. 2003. Combinational logic design for AES subbyte transformation on masked data. Cryptology ePrint Archive 2003 (2003), 1\u201313.","journal-title":"Cryptology ePrint Archive"},{"key":"e_1_3_1_249_2","unstructured":"Bogdan Tudor Joddy Wang Weidong Liu and Hany Elhak. 2011. MOS Device Aging Analysis with HSPICE and CustomSim . White Paper. Synopsys."},{"key":"e_1_3_1_250_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2883971"},{"key":"e_1_3_1_251_2","first-page":"1","volume-title":"Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201914)","author":"Vaidyanathan Kaushik","year":"2014","unstructured":"Kaushik Vaidyanathan, Bishnu P. Das, Ekin Sumbul, Renzhi Liu, and Larry Pileggi. 2014. Building trusted ICs using split fabrication. In Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201914). IEEE, Los Alamitos, CA, 1\u20136."},{"key":"e_1_3_1_252_2","first-page":"653","volume-title":"Proceedings of the 2015 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201915)","author":"Vijayakumar Arunkumar","year":"2015","unstructured":"Arunkumar Vijayakumar and Sandip Kundu. 2015. A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics. In Proceedings of the 2015 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201915). IEEE, Los Alamitos, CA, 653\u2013658."},{"key":"e_1_3_1_253_2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/HST.2016.7495550","volume-title":"Proceedings of the 2016 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201916)","author":"Vijayakumar Arunkumar","year":"2016","unstructured":"Arunkumar Vijayakumar, Vinay C. Patil, Charles B. Prado, and Sandip Kundu. 2016. Machine learning resistant strong PUF: Possible or a pipe dream? In Proceedings of the 2016 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201916). IEEE, Los Alamitos, CA, 19\u201324."},{"key":"e_1_3_1_254_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE 37th VLSI Test Symposium (VTS\u201919)","author":"Volanis Georgios","year":"2019","unstructured":"Georgios Volanis, Yichuan Lu, Sai Govinda Rao Nimmalapudi, Angelos Antonopoulos, Andrew Marshall, and Yiorgos Makris. 2019. Analog performance locking through neural network-based biasing. In Proceedings of the 2019 IEEE 37th VLSI Test Symposium (VTS\u201919). IEEE, Los Alamitos, CA, 1\u20136."},{"issue":"8","key":"e_1_3_1_255_2","doi-asserted-by":"crossref","first-page":"1255","DOI":"10.1109\/TCAD.2015.2504329","article-title":"Bayesian model fusion: Large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data","volume":"35","author":"Wang Fa","year":"2015","unstructured":"Fa Wang, Paolo Cachecho, Wangyang Zhang, Shupeng Sun, Xin Li, Rouwaida Kanj, and Chenjie Gu. 2015. Bayesian model fusion: Large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, 8 (2015), 1255\u20131268.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_256_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2729398"},{"key":"e_1_3_1_257_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901449"},{"key":"e_1_3_1_258_2","first-page":"1","volume-title":"Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920)","author":"Wang Hanrui","year":"2020","unstructured":"Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, and Song Han. 2020. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In Proceedings of the 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920). IEEE, Los Alamitos, CA, 1\u20136."},{"key":"e_1_3_1_259_2","article-title":"Learning to design circuits","author":"Wang Hanrui","year":"2018","unstructured":"Hanrui Wang, Jiacheng Yang, Hae-Seung Lee, and Song Han. 2018. Learning to design circuits. arXiv preprint arXiv:1812.02734 (2018).","journal-title":"arXiv preprint arXiv:1812.02734"},{"key":"e_1_3_1_260_2","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1109\/ISVLSI.2015.79","volume-title":"Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI","author":"Wang Jiafan","year":"2015","unstructured":"Jiafan Wang, Congyin Shi, Edgar Sanchez-Sinencio, and Jiang Hu. 2015. Built-in self optimization for variation resilience of analog filters. In Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI. IEEE, Los Alamitos, CA, 656\u2013661."},{"key":"e_1_3_1_261_2","volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","author":"Wang Laung-Terng","year":"2009","unstructured":"Laung-Terng Wang, Yao-Wen Chang, and Kwang-Ting Tim Cheng. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann."},{"issue":"5","key":"e_1_3_1_262_2","doi-asserted-by":"crossref","first-page":"805","DOI":"10.1109\/TVLSI.2017.2787754","article-title":"The cat and mouse in split manufacturing","volume":"26","author":"Wang Yujie","year":"2018","unstructured":"Yujie Wang, Pu Chen, Jiang Hu, Guofeng Li, and Jeyavijayan Rajendran. 2018. The cat and mouse in split manufacturing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26, 5 (2018), 805\u2013817.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_263_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO\u201918)","author":"Wang Yi","year":"2018","unstructured":"Yi Wang and Paul D. Franzon. 2018. RFIC IP redesign and reuse through surrogate based machine learning method. In Proceedings of the 2018 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO\u201918). IEEE, Los Alamitos, CA, 1\u20134."},{"issue":"4","key":"e_1_3_1_264_2","doi-asserted-by":"crossref","first-page":"1314","DOI":"10.1109\/TCSI.2017.2743004","article-title":"Current mirror array: A novel circuit topology for combining physical unclonable function and machine learning","volume":"65","author":"Wang Zheng","year":"2017","unstructured":"Zheng Wang, Yi Chen, Aakash Patil, Jayasanker Jayabalan, Xueyong Zhang, Chip-Hong Chang, and Arindam Basu. 2017. Current mirror array: A novel circuit topology for combining physical unclonable function and machine learning. IEEE Transactions on Circuits and Systems I: Regular Papers 65, 4 (2017), 1314\u20131326.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_1_265_2","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1145\/3297156.3297160","volume-title":"Proceedings of the 2018 2nd International Conference on Computer Science and Artificial Intelligence","author":"Wang Zhenyu","year":"2018","unstructured":"Zhenyu Wang, Xiangzhong Luo, and Zheng Gong. 2018. Application of deep learning in analog circuit sizing. In Proceedings of the 2018 2nd International Conference on Computer Science and Artificial Intelligence. 571\u2013575."},{"issue":"2","key":"e_1_3_1_266_2","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/TCAD.2002.806600","article-title":"Extraction and use of neural network models in automated synthesis of operational amplifiers","volume":"22","author":"Wolfe Glenn","year":"2003","unstructured":"Glenn Wolfe and Ranga Vemuri. 2003. Extraction and use of neural network models in automated synthesis of operational amplifiers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22, 2 (2003), 198\u2013212.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_267_2","first-page":"1293","article-title":"I choose you: Automated hyperparameter tuning for deep learning-based side-channel analysis","volume":"2020","author":"Wu Lichao","year":"2020","unstructured":"Lichao Wu, Guilherme Perin, and Stjepan Picek. 2020. I choose you: Automated hyperparameter tuning for deep learning-based side-channel analysis. IACR Cryptology ePrint Archive 2020 (2020), 1293.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_1_268_2","first-page":"39","volume-title":"Proceedings of the 2021 Great Lakes Symposium on VLSI (GLSVLSI\u201921)","author":"Wu Nan","year":"2021","unstructured":"Nan Wu, Yuan Xie, and Cong Hao. 2021. IRONMAN: GNN-assisted design space exploration in high-level synthesis via reinforcement learning. In Proceedings of the 2021 Great Lakes Symposium on VLSI (GLSVLSI\u201921). ACM, New York, NY, 39\u201344. 10.1145\/3453688.3461495"},{"key":"e_1_3_1_269_2","first-page":"49","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC\u201922)","author":"Wu Nan","year":"2022","unstructured":"Nan Wu, Hang Yang, Yuan Xie, Pan Li, and Cong Hao. 2022. High-level synthesis performance prediction using GNNs: Benchmarking, modeling, and advancing. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC\u201922). ACM, New York, NY, 49\u201354. 10.1145\/3489517.3530408"},{"issue":"8","key":"e_1_3_1_270_2","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MC.2016.226","article-title":"Security rule checking in IC design","volume":"49","author":"Xiao Kan","year":"2016","unstructured":"Kan Xiao, Adib Nahiyan, and Mark Tehranipoor. 2016. Security rule checking in IC design. Computer 49, 8 (2016), 54\u201361.","journal-title":"Computer"},{"key":"e_1_3_1_271_2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"e_1_3_1_272_2","first-page":"13","volume-title":"Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC\u201920)","author":"Xie Zhiyao","year":"2020","unstructured":"Zhiyao Xie, Haoxing Ren, Brucek Khailany, Ye Sheng, Santosh Santosh, Jiang Hu, and Yiran Chen. 2020. PowerNet: Transferable dynamic IR drop estimation via maximum convolutional neural network. In Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC\u201920). IEEE, Los Alamitos, CA, 13\u201318."},{"key":"e_1_3_1_273_2","article-title":"How powerful are graph neural networks?","author":"Xu Keyulu","year":"2018","unstructured":"Keyulu Xu, Weihua Hu, Jure Leskovec, and Stefanie Jegelka. 2018. How powerful are graph neural networks? arXiv preprint arXiv:1810.00826 (2018).","journal-title":"arXiv preprint arXiv:1810.00826"},{"key":"e_1_3_1_274_2","first-page":"189","volume-title":"Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems","author":"Xu Xiaolin","year":"2017","unstructured":"Xiaolin Xu, Bicky Shakya, Mark M. Tehranipoor, and Domenic Forte. 2017. Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems. 189\u2013210."},{"key":"e_1_3_1_275_2","article-title":"GNN4IP: Graph neural network for hardware intellectual property piracy detection","volume":"2107","author":"Yasaei Rozhin","year":"2021","unstructured":"Rozhin Yasaei, Shih-Yuan Yu, Emad Kasaeyan Naeini, and Mohammad Abdullah Al Faruque. 2021. GNN4IP: Graph neural network for hardware intellectual property piracy detection. CoRR abs\/2107.09130 (2021).","journal-title":"CoRR"},{"key":"e_1_3_1_276_2","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/DAC18074.2021.9586150","volume-title":"Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921)","author":"Yasaei Rozhin","year":"2021","unstructured":"Rozhin Yasaei, Shih-Yuan Yu, Emad Kasaeyan Naeini, and Mohammad Abdullah Al Faruque. 2021. GNN4IP: Graph neural network for hardware intellectual property piracy detection. In Proceedings of the 2021 58th ACM\/IEEE Design Automation Conference (DAC\u201921). IEEE, Los Alamitos, CA, 217\u2013222. 10.1109\/DAC18074.2021.9586150"},{"key":"e_1_3_1_277_2","first-page":"342","volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Yasin Muhammad","year":"2017","unstructured":"Muhammad Yasin, Bodhisatwa Mazumdar, Ozgur Sinanoglu, and Jeyavijayan Rajendran. 2017. Security analysis of anti-SAT. In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC\u201917). IEEE, Los Alamitos, CA, 342\u2013347."},{"key":"e_1_3_1_278_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2_2"},{"key":"e_1_3_1_279_2","first-page":"1","volume-title":"Proceedings of the 2015 10th International Design and Test Symposium (IDT\u201915)","author":"Yasin Muhammad","year":"2015","unstructured":"Muhammad Yasin and Ozgur Sinanoglu. 2015. Transforming between logic locking and IC camouflaging. In Proceedings of the 2015 10th International Design and Test Symposium (IDT\u201915). IEEE, Los Alamitos, CA, 1\u20134."},{"key":"e_1_3_1_280_2","first-page":"1751","volume-title":"Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security","author":"Ye Jing","year":"2016","unstructured":"Jing Ye, Yu Hu, and Xiaowei Li. 2016. POSTER: Attack on non-linear physical unclonable function. In Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. 1751\u20131753."},{"key":"e_1_3_1_281_2","first-page":"1","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Yu Cunxi","year":"2018","unstructured":"Cunxi Yu, Houping Xiao, and Giovanni De Micheli. 2018. Developing synthesis flows without human knowledge. In Proceedings of the 55th Annual Design Automation Conference(DAC\u201918). 1\u20136."},{"key":"e_1_3_1_282_2","first-page":"1","volume-title":"Proceedings of the 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201917)","author":"Yu Huan","year":"2017","unstructured":"Huan Yu, Madhavan Swaminathan, Chuanyi Ji, and David White. 2017. A method for creating behavioral models of oscillators using augmented neural networks. In Proceedings of the 2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS\u201917). IEEE, Los Alamitos, CA, 1\u20133."},{"key":"e_1_3_1_283_2","unstructured":"Shih-Yuan Yu Rozhin Yasaei Qingrong Zhou Tommy Nguyen and Mohammad Abdullah Al Faruque. 2021. HW2VEC: A graph learning tool for automating hardware security. arXiv:cs.CR\/2017.12328 (2021)."},{"key":"e_1_3_1_284_2","article-title":"CAPTIVE: Constrained adversarial perturbations to thwart IC reverse engineering","volume":"2110","author":"Zargari Amir Hosein Afandizadeh","year":"2021","unstructured":"Amir Hosein Afandizadeh Zargari, Marzieh Ashrafiamiri, Minjun Seo, Sai Manoj Pudukotai Dinakarrao, Mohammed E. Fouda, and Fadi J. Kurdahi. 2021. CAPTIVE: Constrained adversarial perturbations to thwart IC reverse engineering. CoRR abs\/2110.11459 (2021).","journal-title":"CoRR"},{"key":"e_1_3_1_285_2","doi-asserted-by":"crossref","DOI":"10.1201\/9781420041590","volume-title":"Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms","author":"Zebulum Ricardo Salem","year":"2018","unstructured":"Ricardo Salem Zebulum, Marco Aur\u00e9lio Pacheco, and Marley Maria Be Vellasco. 2018. Evolutionary Electronics: Automatic Design of Electronic Circuits and Systems by Genetic Algorithms. CRC Press, Boca Raton, FL."},{"key":"e_1_3_1_286_2","first-page":"548","volume-title":"Proceedings of the 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC\u201921)","author":"Zeng Wei","year":"2021","unstructured":"Wei Zeng, Azadeh Davoodi, and Rasit Onur Topaloglu. 2021. ObfusX: Routing obfuscation with explanatory analysis of a machine learning attack. In Proceedings of the 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC\u201921). IEEE, Los Alamitos, CA, 548\u2013554."},{"key":"e_1_3_1_287_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00076"},{"issue":"4","key":"e_1_3_1_288_2","doi-asserted-by":"crossref","first-page":"1339","DOI":"10.1109\/TMTT.2003.809179","article-title":"Artificial neural networks for RF and microwave design-from theory to practice","volume":"51","author":"Zhang Qi-Jun","year":"2003","unstructured":"Qi-Jun Zhang, Kuldip C. Gupta, and Vijay K. Devabhaktuni. 2003. Artificial neural networks for RF and microwave design-from theory to practice. IEEE Transactions on Microwave Theory and Techniques 51, 4 (2003), 1339\u20131350.","journal-title":"IEEE Transactions on Microwave Theory and Techniques"},{"key":"e_1_3_1_289_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2264063"},{"key":"e_1_3_1_290_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.02.007"},{"key":"e_1_3_1_291_2","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1016\/j.measurement.2018.02.044","article-title":"A novel approach for analog circuit fault diagnosis based on deep belief network","volume":"121","author":"Zhao Guangquan","year":"2018","unstructured":"Guangquan Zhao, Xiaoyong Liu, Bin Zhang, Yuefeng Liu, Guangxing Niu, and Cong Hu. 2018. A novel approach for analog circuit fault diagnosis based on deep belief network. Measurement 121 (2018), 170\u2013178.","journal-title":"Measurement"},{"key":"e_1_3_1_292_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920)","author":"Zhao Zhenxin","year":"2020","unstructured":"Zhenxin Zhao and Lihong Zhang. 2020. Deep reinforcement learning for analog circuit sizing. In Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS\u201920). IEEE, Los Alamitos, CA, 1\u20135."},{"key":"e_1_3_1_293_2","first-page":"49","volume-title":"Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Zhou Hai","year":"2017","unstructured":"Hai Zhou, Ruifeng Jiang, and Shuyu Kong. 2017. CycSAT: SAT-based attack on cyclic logic encryptions. In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917). 49\u201356. 10.1109\/ICCAD.2017.8203759"},{"key":"e_1_3_1_294_2","first-page":"374","volume-title":"Proceedings of the 1998 35th Design and Automation Conference (DAC\u201998).","author":"Zhou H.","year":"1998","unstructured":"H. Zhou and D. F. Wong. 1998. Global routing with crosstalk constraints. In Proceedings of the 1998 35th Design and Automation Conference (DAC\u201998).374\u2013377. 10.1145\/277044.277147"},{"key":"e_1_3_1_295_2","first-page":"1","volume-title":"Proceedings of the 2020 Asian Hardware-Oriented Security and Trust Symposium (AsianHOST\u201920)","author":"Zhu Huifeng","year":"2020","unstructured":"Huifeng Zhu, Xiaolong Guo, Yier Jin, and Xuan Zhang. 2020. PowerScout: A security-oriented power delivery network modeling framework for cross-domain side-channel analysis. In Proceedings of the 2020 Asian Hardware-Oriented Security and Trust Symposium (AsianHOST\u201920). 1\u20136. 10.1109\/AsianHOST51057.2020.9358263"},{"key":"e_1_3_1_296_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919)","author":"Zhu Keren","year":"2019","unstructured":"Keren Zhu, Mingjie Liu, Yibo Lin, Biying Xu, Shaolan Li, Xiyuan Tang, Nan Sun, and David Z. Pan. 2019. GeniusRoute: A new analog routing paradigm using generative neural network guidance. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201919). IEEE, Los Alamitos, CA, 1\u20138."},{"key":"e_1_3_1_297_2","unstructured":"Xiaojin Jerry Zhu. 2005. Semi-Supervised Learning Literature Survey. University of Wisconsin\u2013Madison."},{"key":"e_1_3_1_298_2","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/HST.2012.6224317","volume-title":"Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201912)","author":"Zohner Michael","year":"2012","unstructured":"Michael Zohner, Marc St\u00f6ttinger, Sorin A. Huss, and Oliver Stein. 2012. An adaptable, modular, and autonomous side-channel vulnerability evaluator. In Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST\u201912). 43\u201348. 10.1109\/HST.2012.6224317"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3563391","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3563391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:35Z","timestamp":1750182575000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3563391"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,6]]},"references-count":297,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,3,31]]}},"alternative-id":["10.1145\/3563391"],"URL":"https:\/\/doi.org\/10.1145\/3563391","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,6]]},"assertion":[{"value":"2022-03-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-08-31","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}