{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T15:30:08Z","timestamp":1775662208782,"version":"3.50.1"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2023,3,11]],"date-time":"2023-03-11T00:00:00Z","timestamp":1678492800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2023,6,30]]},"abstract":"<jats:p>Proactive and intelligent management of network resource utilization (RU) using deep learning (DL) can significantly improve the efficiency and performance of the next generation of wireless networks. However, variations in wireless RU are often affected by uncertain events and change points due to the deviations of real data distribution from that of the original training data. Such deviations, which are known as dataset drifts, can subsequently lead to a shift in the corresponding decision boundary degrading the DL model prediction performance. To address these challenges, we present hardware-accelerated real-time radio frequency (RF) analytics and drift-awareness modules for robust DL predictions. We have prototyped the proposed design on a Zynq-7000 System-on-Chip that contains an FPGA and an embedded ARM processor. We have used Xilinx Vivado design suite for synthesis and analysis of the HDL design for the proposed solution. To detect dataset drifts, the proposed solution adopts a distance-based technique on FPGA to quantify in real-time the change between the prediction distribution obtained from DL predictions and data distribution of input streaming samples. Using various performance metrics, we have extensively evaluated the performance of the proposed solution and shown that it can significantly improve the DL model robustness in the presence of dataset drifts.<\/jats:p>","DOI":"10.1145\/3563394","type":"journal-article","created":{"date-parts":[[2022,9,12]],"date-time":"2022-09-12T12:46:58Z","timestamp":1662986818000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Hardware-accelerated Real-time Drift-awareness for Robust Deep Learning on Wireless RF Data"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-4971","authenticated-orcid":false,"given":"Chanaka","family":"Ganewattha","sequence":"first","affiliation":[{"name":"Centre for Wireless Communications, University of Oulu, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2951-5684","authenticated-orcid":false,"given":"Zaheer","family":"Khan","sequence":"additional","affiliation":[{"name":"Centre for Wireless Communications, University of Oulu, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5081-1843","authenticated-orcid":false,"given":"Janne","family":"Lehtom\u00e4ki","sequence":"additional","affiliation":[{"name":"Centre for Wireless Communications, University of Oulu, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6261-0969","authenticated-orcid":false,"given":"Matti","family":"Latva-Aho","sequence":"additional","affiliation":[{"name":"Centre for Wireless Communications, University of Oulu, Finland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,11]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/BigDataSecurity-HPSC-IDS.2016.75"},{"key":"e_1_3_1_3_2","unstructured":"Analog Devices Inc. 2021. HDL Reference Designs: Github Repository . Analog Devices Inc. Retrieved from https:\/\/github.com\/analogdevicesinc\/hdl."},{"key":"e_1_3_1_4_2","volume-title":"Complete Development Kit for Designers","year":"2021","unstructured":"Avnet. 2021. Complete Development Kit for Designers. Avnet, Inc. Retrieved from https:\/\/www.avnet.com\/wps\/portal\/us\/products\/avnet-boards\/avnet-board-families\/zedboard\/."},{"key":"e_1_3_1_5_2","first-page":"77","volume-title":"Proceedings of the 4th ECML PKDD International Workshop on Knowledge Discovery from Data Streams","author":"Baena-Garc\u00eda M.","year":"2006","unstructured":"M. Baena-Garc\u00eda, J. Campo-\u00c1vila, R. Fidalgo-Merino, A. Bifet, R. Gavald, and R. Morales-Bueno. 2006. Early drift detection method. In Proceedings of the 4th ECML PKDD International Workshop on Knowledge Discovery from Data Streams. 77\u201386."},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC54503.2022.9720784"},{"key":"e_1_3_1_7_2","volume-title":"AD-FMCOMMS2-EBZ: AD9361 Software Defined Radio Board","author":"Devices Analog","year":"2021","unstructured":"Analog Devices. 2021. AD-FMCOMMS2-EBZ: AD9361 Software Defined Radio Board. Analog Devices, Inc. Retrieved from https:\/\/www.analog.com\/en\/design-center\/evaluation-hardware-and-software\/evaluation-boards-kits\/eval-ad-fmcomms2.html#eb-overview."},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCI.2015.2471196"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3106744"},{"key":"e_1_3_1_10_2","first-page":"286","volume-title":"Proceedings of the Advances in Artificial Intelligence \u2013 SBIA 2004","author":"Gama J.","year":"2004","unstructured":"J. Gama, P. Medas, G. Castillo, and P. Rodrigues. 2004. Learning with drift detection. In Proceedings of the Advances in Artificial Intelligence \u2013 SBIA 2004, Ana L. C. Bazzan and Sofiane Labidi (Eds.). Springer, Berlin, 286\u2013295."},{"key":"e_1_3_1_11_2","volume-title":"Repository for Drift-awareness HLS Codes","author":"Ganewattha C.","year":"2021","unstructured":"C. Ganewattha. 2021. Repository for Drift-awareness HLS Codes. Retrieved from https:\/\/github.com\/ganewatthe\/drift_aware_zed.git."},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3162829"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSAA.2016.92"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/502512.502529"},{"key":"e_1_3_1_15_2","volume-title":"FPGA Inline Acceleration for Streaming Analytics","author":"Kainth M.","year":"2021","unstructured":"M. Kainth, D. Pritsker, and H. S. Neoh. 2021. FPGA Inline Acceleration for Streaming Analytics. Intel Corporation. Retrieved from https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01278-fpga-inline-acceleration-for-streaming-analytics.pdf."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3051557"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2018.2828718"},{"key":"e_1_3_1_18_2","first-page":"180","volume-title":"Proceedings of the 30th International Conference on Very Large Data Bases (VLDB\u201904)","author":"Kifer D.","year":"2004","unstructured":"D. Kifer, S. Ben-David, and J. Gehrke. 2004. Detecting change in data streams. In Proceedings of the 30th International Conference on Very Large Data Bases (VLDB\u201904). VLDB Endowment, 180\u2013191."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2018.2876857"},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1007\/978-3-319-03859-9_29","volume-title":"Algorithms and Architectures for Parallel Processing","author":"Marsalek R.","year":"2013","unstructured":"R. Marsalek, M. Pospisil, T. Fryza, and M. Simandl. 2013. Sequential and parallelized FPGA implementation of spectrum sensing detector based on Kolmogorov-Smirnov test. In Algorithms and Architectures for Parallel Processing. Springer International Publishing, 336\u2013345."},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2942390"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350890"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2015.7363748"},{"key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/978-3-540-70550-5_17","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"Neuendorffer S.","year":"2008","unstructured":"S. Neuendorffer and K. Vissers. 2008. Streaming systems in FPGAs. In Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer, Berlin, 147\u2013156."},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75488-6_27"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2013.537"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2018.8599833"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM47813.2019.9021098"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.107"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.001.1900292"},{"key":"e_1_3_1_32_2","volume-title":"WARP Project","year":"2022","unstructured":"WARP. 2022. WARP Project. Retrieved from https:\/\/www.warpproject.com."},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/2836169"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDEW.2011.5767669"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2019.00180"},{"key":"e_1_3_1_36_2","volume-title":"Vivado Design Suite User Guide: High-level Synthesis","year":"2021","unstructured":"Xilinx. 2021. Vivado Design Suite User Guide: High-level Synthesis. Xilinx, Inc. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_3\/ug902-vivado-high-level-synthesis.pdf."},{"key":"e_1_3_1_37_2","volume-title":"Zynq-7000 SoC Data Sheet: Overview","year":"2021","unstructured":"Xilinx. 2021. Zynq-7000 SoC Data Sheet: Overview. Xilinx, Inc. Retrieved from https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds190-Zynq-7000-Overview.pdf."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3563394","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3563394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:35Z","timestamp":1750182575000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3563394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,11]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,6,30]]}},"alternative-id":["10.1145\/3563394"],"URL":"https:\/\/doi.org\/10.1145\/3563394","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,11]]},"assertion":[{"value":"2021-12-06","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-08-29","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}