{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:16:43Z","timestamp":1750220203565,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T00:00:00Z","timestamp":1664755200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-sa\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,3]]},"DOI":"10.1145\/3565053.3565057","type":"proceedings-article","created":{"date-parts":[[2023,9,20]],"date-time":"2023-09-20T17:10:56Z","timestamp":1695229856000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Using Many Small 1T1C Memory Arrays in a Large and Dense Multicore Processor"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5863-7678","authenticated-orcid":false,"given":"Gunnar","family":"Carlstedt","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Chalmers University of Technology, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5636-897X","authenticated-orcid":false,"given":"Mats","family":"Rimborg","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Chalmers University of Technology, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,9,20]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046977"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757353"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132430"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_2_5_1","volume-title":"UUCS-12-002","author":"Niladrish C.","year":"2012","unstructured":"C. Niladrish , \u201cUSIMM: the Utah SImulated Memory Module,\u201d UUCS-12-002, University of Utah, 2012."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2868901"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040229"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2963911"},{"key":"e_1_3_2_2_11_1","volume-title":"Boca Raton","author":"S.","year":"2013","unstructured":"S. Muzaffer A., \u201cDynamic RAM : Technology Advancement,\u201d Boca Raton: CRC Press, 2013, ISBN 978-1-4398-9373-9."},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052296"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325600"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3224419"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3609875"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.669557"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/adem.200800316"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5060967"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1515\/aot-2012-0045"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8456810"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-AMC.2017.7968970"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910617"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00055"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640155"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.341"}],"event":{"name":"MEMSYS 2022: 2022 International Syposium on Memory Systems","acronym":"MEMSYS 2022","location":"Washington DC USA"},"container-title":["Proceedings of the 2022 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565053.3565057","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3565053.3565057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T19:02:52Z","timestamp":1750186972000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565053.3565057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,3]]},"references-count":29,"alternative-id":["10.1145\/3565053.3565057","10.1145\/3565053"],"URL":"https:\/\/doi.org\/10.1145\/3565053.3565057","relation":{},"subject":[],"published":{"date-parts":[[2022,10,3]]},"assertion":[{"value":"2023-09-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}