{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,22]],"date-time":"2026-02-22T04:33:39Z","timestamp":1771734819018,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T00:00:00Z","timestamp":1670371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-18-CE25-0006"],"award-info":[{"award-number":["ANR-18-CE25-0006"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12,7]]},"DOI":"10.1145\/3565478.3572327","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T20:54:46Z","timestamp":1685566486000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Data and Fault Aware Routing Algorithm for NoC Based Approximate Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0947-3950","authenticated-orcid":false,"given":"Ibrahim","family":"Krayem","sequence":"first","affiliation":[{"name":"Inria, IRISA, Univ Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9630-2833","authenticated-orcid":false,"given":"Romain","family":"Mercier","sequence":"additional","affiliation":[{"name":"Inria, IRISA, Univ Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1525-4225","authenticated-orcid":false,"given":"C\u00e9dric","family":"Killian","sequence":"additional","affiliation":[{"name":"Inria, IRISA, Univ Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9293-469X","authenticated-orcid":false,"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[{"name":"Inria, IRISA, Univ Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3414-9084","authenticated-orcid":false,"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[{"name":"Inria, IRISA, Univ Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,31]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421433"},{"key":"e_1_3_2_1_3_1","unstructured":"W.J. Dally and B.P. Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier.  W.J. Dally and B.P. Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"e_1_3_2_1_5_1","volume-title":"Fault-Tolerant Design","author":"Dubrova E.","unstructured":"E. Dubrova . 2013. Fault-Tolerant Design . Springer . E. Dubrova. 2013. Fault-Tolerant Design. Springer."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558401"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2020.2979372"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2235188"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104620"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"S. Kundu and S. Chattopadhyay. 2014. Network-on-Chip: The Next Generation of System-on-Chip Integration. Taylor & Francis.  S. Kundu and S. Chattopadhyay. 2014. Network-on-Chip: The Next Generation of System-on-Chip Integration. Taylor & Francis.","DOI":"10.1201\/b17748"},{"key":"e_1_3_2_1_11_1","unstructured":"G. Liva L. Gaudio T. Ninacs and T. Jerkovits. 2016. Code Design for Short Blocks: A Survey. Comput. Res. Repository (CoRR) - arXiv (Oct. 2016). arXiv:1610.00873  G. Liva L. Gaudio T. Ninacs and T. Jerkovits. 2016. Code Design for Short Blocks: A Survey. Comput. Res. Repository (CoRR) - arXiv (Oct. 2016). arXiv:1610.00873"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3101406"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010011"},{"key":"e_1_3_2_1_14_1","first-page":"62","article-title":"Single Event Effects Mitigation Techniques Report","volume":"15","author":"Mutuel L.H.","year":"2016","unstructured":"L.H. Mutuel . 2016 . Single Event Effects Mitigation Techniques Report . Federal Aviation Admin. 15 , 62 (Feb. 2016), 470. L.H. Mutuel. 2016. Single Event Effects Mitigation Techniques Report. Federal Aviation Admin. 15, 62 (Feb. 2016), 470.","journal-title":"Federal Aviation Admin."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2204753"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223205"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805827"},{"key":"e_1_3_2_1_19_1","first-page":"1778","volume-title":"Int. Symp. on Circuits and Syst. (ISCAS)","volume":"2","author":"Xu J.","unstructured":"J. Xu , W. Wolf , J. Henkel , and S. Chakradhar . 2005. A Methodology for Design, Modeling, and Analysis of Networks-on-chip . In Int. Symp. on Circuits and Syst. (ISCAS) , Vol. 2 . IEEE, 1778 - 1781 . J. Xu, W. Wolf, J. Henkel, and S. Chakradhar. 2005. A Methodology for Design, Modeling, and Analysis of Networks-on-chip. In Int. Symp. on Circuits and Syst. (ISCAS), Vol. 2. IEEE, 1778-1781."}],"event":{"name":"NANOARCH '22: 17th ACM International Symposium on Nanoscale Architectures","location":"Virtual OR USA","acronym":"NANOARCH '22","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565478.3572327","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3565478.3572327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:48:50Z","timestamp":1750182530000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565478.3572327"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,7]]},"references-count":18,"alternative-id":["10.1145\/3565478.3572327","10.1145\/3565478"],"URL":"https:\/\/doi.org\/10.1145\/3565478.3572327","relation":{},"subject":[],"published":{"date-parts":[[2022,12,7]]},"assertion":[{"value":"2023-05-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}