{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:12:16Z","timestamp":1750219936670,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T00:00:00Z","timestamp":1670371200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Sichuan Science and Technology Program","award":["NO.2021YFG0127"],"award-info":[{"award-number":["NO.2021YFG0127"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,12,7]]},"DOI":"10.1145\/3565478.3572535","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T20:54:46Z","timestamp":1685566486000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Efficiency Stochastic Computing based on Hybrid Spatial Coding"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7293-5601","authenticated-orcid":false,"given":"Yakun","family":"Zhou","sequence":"first","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Techonology of China, Chengdu, Sichuan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7945-3824","authenticated-orcid":false,"given":"Yizhuo","family":"Zhou","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Techonology of China, Chengdu, Sichuan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0467-6636","authenticated-orcid":false,"given":"Jiajun","family":"Yan","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Sichuan University of Science and Engineering, Yibin, Sichuan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1265-0775","authenticated-orcid":false,"given":"Jienan","family":"Chen","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on Communications, University of Electronic Science and Techonology of China, Chengdu, Sichuan, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,31]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Incremental network quantization: Towards lossless cnns with low-precision weights","author":"Zhou A.","year":"2017","unstructured":"A. Zhou , A. Yao , Y. Guo , L. Xu , and Y. Chen . Incremental network quantization: Towards lossless cnns with low-precision weights . 2017 . A. Zhou, A. Yao, Y. Guo, L. Xu, and Y. Chen. Incremental network quantization: Towards lossless cnns with low-precision weights. 2017."},{"key":"e_1_3_2_1_2_1","volume-title":"International Conference on Neural Information Processing Systems","author":"Courbariaux M.","year":"2015","unstructured":"M. Courbariaux , Y. Bengio , and J. P. David . Binaryconnect: Training deep neural networks with binary weights during propagations . In International Conference on Neural Information Processing Systems , 2015 . M. Courbariaux, Y. Bengio, and J. P. David. Binaryconnect: Training deep neural networks with binary weights during propagations. In International Conference on Neural Information Processing Systems, 2015."},{"key":"e_1_3_2_1_3_1","first-page":"107","volume-title":"Energy-accuracy scalable deep convolutional neural networks: A pareto analysis","author":"Peluso Valentino","year":"2019","unstructured":"Valentino Peluso and Andrea Calimera . Energy-accuracy scalable deep convolutional neural networks: A pareto analysis . In Nicola Bombieri, Graziano Pravadelli, Masahiro Fujita, Todd Austin, and Ricardo Reis, editors, VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms, pages 107 -- 127 , Cham, 2019 . Springer International Publishing . Valentino Peluso and Andrea Calimera. Energy-accuracy scalable deep convolutional neural networks: A pareto analysis. In Nicola Bombieri, Graziano Pravadelli, Masahiro Fujita, Todd Austin, and Ricardo Reis, editors, VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms, pages 107--127, Cham, 2019. Springer International Publishing."},{"key":"e_1_3_2_1_4_1","first-page":"821","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Chen C. Y.","year":"2018","unstructured":"C. Y. Chen , J. Choi , K. Gopalakrishnan , V. Srinivasan , and S. Venkataramani . Exploiting approximate computing for deep learning acceleration. In Design , Automation and Test in Europe Conference and Exhibition , pages 821 -- 826 , 2018 . C. Y. Chen, J. Choi, K. Gopalakrishnan, V. Srinivasan, and S. Venkataramani. Exploiting approximate computing for deep learning acceleration. In Design, Automation and Test in Europe Conference and Exhibition, pages 821--826, 2018."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-021-3327-7"},{"issue":"6","key":"e_1_3_2_1_6_1","first-page":"25","article-title":"Graph processing and machine learning architectures with emerging memory technologies:a survey","volume":"64","author":"Qian X.","year":"2021","unstructured":"X. Qian . Graph processing and machine learning architectures with emerging memory technologies:a survey . SCIENTIA SINICA Informationis , 64 ( 6 ): 25 , 2021 . X. Qian. Graph processing and machine learning architectures with emerging memory technologies:a survey. SCIENTIA SINICA Informationis, 64(6):25, 2021.","journal-title":"SCIENTIA SINICA Informationis"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_12"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3162-4"},{"key":"e_1_3_2_1_9_1","volume-title":"Spiker: an fpga-optimized hardware acceleration for spiking neural networks","author":"Carpegna A.","year":"2022","unstructured":"A. Carpegna , A. Savino , and S. D. Carlo . Spiker: an fpga-optimized hardware acceleration for spiking neural networks . 2022 . A. Carpegna, A. Savino, and S. D. Carlo. Spiker: an fpga-optimized hardware acceleration for spiking neural networks. 2022."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2019.2913162"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2022.3165632"},{"key":"e_1_3_2_1_13_1","article-title":"Yodann: An architecture for ultra-low power binary-weight cnn acceleration","author":"Andri R.","year":"2017","unstructured":"R. Andri , L. Cavigelli , D. Rossi , and L. Benini . Yodann: An architecture for ultra-low power binary-weight cnn acceleration . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99):1--1 , 2017 . R. Andri, L. Cavigelli, D. Rossi, and L. Benini. Yodann: An architecture for ultra-low power binary-weight cnn acceleration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99):1--1, 2017.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, PP(99):1--1"},{"key":"e_1_3_2_1_14_1","volume-title":"ICLR","author":"Song H.","year":"2016","unstructured":"H. Song , H. Mao , and W. J. Dally . Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding . In ICLR , 2016 . H. Song, H. Mao, and W. J. Dally. Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding. In ICLR, 2016."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.001.2000021"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2019.2940128"},{"key":"e_1_3_2_1_18_1","article-title":"Neural synaptic plasticity-inspired computing: A high computing efficient deep convolutional neural network accelerator. Circuits and Systems I: Regular Papers","author":"Xia Z.","year":"2020","unstructured":"Z. Xia , J. Chen , Q. Huang , J. Luo , and J. Hu . Neural synaptic plasticity-inspired computing: A high computing efficient deep convolutional neural network accelerator. Circuits and Systems I: Regular Papers , IEEE Transactions on, PP(99):1--13 , 2020 . Z. Xia, J. Chen, Q. Huang, J. Luo, and J. Hu. Neural synaptic plasticity-inspired computing: A high computing efficient deep convolutional neural network accelerator. Circuits and Systems I: Regular Papers, IEEE Transactions on, PP(99):1--13, 2020.","journal-title":"IEEE Transactions on, PP(99):1--13"},{"key":"e_1_3_2_1_19_1","article-title":"Parallel hybrid stochastic-binary-based neural network accelerators. Circuits and Systems II: Express Briefs","author":"Zhang Y.","year":"2020","unstructured":"Y. Zhang , R. Wang , X. Zhang , Y. Wang , and R. Huang . Parallel hybrid stochastic-binary-based neural network accelerators. Circuits and Systems II: Express Briefs , IEEE Transactions on, PP(99):1--1 , 2020 . Y. Zhang, R. Wang, X. Zhang, Y. Wang, and R. Huang. Parallel hybrid stochastic-binary-based neural network accelerators. Circuits and Systems II: Express Briefs, IEEE Transactions on, PP(99):1--1, 2020.","journal-title":"IEEE Transactions on, PP(99):1--1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062290"},{"key":"e_1_3_2_1_21_1","volume-title":"Reconfigurable spatial parallel stochastic computing for accelerating sparse convolutional neural networks. SCIENCE CHINA Information Sciences. Received","author":"Zihan Xia","year":"2022","unstructured":"Xia Zihan , Wan Rui , Chen Jienan , and Wang Runsheng . Reconfigurable spatial parallel stochastic computing for accelerating sparse convolutional neural networks. SCIENCE CHINA Information Sciences. Received 16 November 2022 ; revised 20 November 2022; accepted 27 November 2022 Xia Zihan, Wan Rui, Chen Jienan, and Wang Runsheng. Reconfigurable spatial parallel stochastic computing for accelerating sparse convolutional neural networks. SCIENCE CHINA Information Sciences. Received 16 November 2022; revised 20 November 2022; accepted 27 November 2022"}],"event":{"name":"NANOARCH '22: 17th ACM International Symposium on Nanoscale Architectures","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual OR USA","acronym":"NANOARCH '22"},"container-title":["Proceedings of the 17th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565478.3572535","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3565478.3572535","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:48:50Z","timestamp":1750182530000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3565478.3572535"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,7]]},"references-count":21,"alternative-id":["10.1145\/3565478.3572535","10.1145\/3565478"],"URL":"https:\/\/doi.org\/10.1145\/3565478.3572535","relation":{},"subject":[],"published":{"date-parts":[[2022,12,7]]},"assertion":[{"value":"2023-05-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}