{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:40:09Z","timestamp":1767811209761,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T00:00:00Z","timestamp":1673827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003151","name":"Fonds de recherche du Qu\u00e9bec \u2013 Nature et technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003151","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004489","name":"Mitacs","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004489","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSERC COHESA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567872","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"483-489","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["BARVINN"],"prefix":"10.1145","author":[{"given":"Mohammadhossein","family":"Askarihemmat","sequence":"first","affiliation":[{"name":"Ecole Polytechnique Montreal, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Wagner","sequence":"additional","affiliation":[{"name":"IBM, Toronto, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olexa","family":"Bilaniuk","sequence":"additional","affiliation":[{"name":"Mila, Montreal, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yassine","family":"Hariri","sequence":"additional","affiliation":[{"name":"CMC Microsystems, Kingston, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique Montreal, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Pierre","family":"David","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique Montreal, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2021. FINN Dataflow Accelerator Examples. (2021). https:\/\/github.com\/Xilinx\/finn-examples"},{"key":"e_1_3_2_1_2_1","unstructured":"2021. ONNX Model Zoo. (2021). https:\/\/github.com\/onnx\/models"},{"key":"e_1_3_2_1_3_1","unstructured":"2021. Open Neural Network Exchange. (2021). https:\/\/onnx.ai\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401617"},{"key":"e_1_3_2_1_5_1","volume-title":"Bit-Slicing FPGA Accelerator for Quantized Neural Networks. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5.","author":"Bilaniuk Olexa","year":"2019","unstructured":"Olexa Bilaniuk, Sean Wagner, Yvon Savaria, and Jean-Pierre David. 2019. Bit-Slicing FPGA Accelerator for Quantized Neural Networks. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.00514"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377912"},{"key":"e_1_3_2_1_9_1","volume-title":"Learned Step Size Quantization. In International Conference on Learning Representations.","author":"Esser Steven K.","unstructured":"Steven K. Esser, Jeffrey L. McKinstry, Deepika Bablani, Rathinakumar Appuswamy, and Dharmendra S. Modha. 2020. Learned Step Size Quantization. In International Conference on Learning Representations."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations","volume":"18","author":"Itay Hubara","year":"2018","unstructured":"Itay Hubara et al. 2018. Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations. JMLR 18, 187 (2018), 1--30.","journal-title":"JMLR"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00638"},{"key":"e_1_3_2_1_14_1","first-page":"8935","article-title":"Residual Distillation: Towards Portable Deep Neural Networks without Shortcuts","volume":"33","author":"Guilin Li","year":"2020","unstructured":"Guilin Li et al. 2020. Residual Distillation: Towards Portable Deep Neural Networks without Shortcuts. In Advances in Neural Information Processing Systems, Vol. 33. 8935--8946.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_2_1_15_1","unstructured":"Nicolas Limare. 2014. Floating-Point Math Speed vs Precision. (2014). http:\/\/nicolas.limare.net\/pro\/notes\/2014\/12\/16_math_speed\/"},{"key":"e_1_3_2_1_16_1","unstructured":"Paulius Micikevicius et al. 2017. Mixed precision training. arXiv preprint arXiv:1710.03740 (2017)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317784"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465915"},{"key":"e_1_3_2_1_19_1","volume-title":"2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 764--775","author":"Hardik","unstructured":"Hardik Sharma et al. 2018. Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). IEEE, 764--775."},{"key":"e_1_3_2_1_20_1","volume-title":"Mixed-Precision Quantization. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 134--145","author":"Mengshu","unstructured":"Mengshu Sun et al. 2022. FILM-QNN: Efficient FPGA Acceleration of Deep Neural Networks with Intra-Layer, Mixed-Precision Quantization. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 134--145."},{"key":"e_1_3_2_1_21_1","volume-title":"8th International Conference on Learning Representations, ICLR 2020","author":"Stefan","year":"2020","unstructured":"Stefan Uhlich et al. 2020. Mixed Precision DNNs: All you need is a good parametrization. In 8th International Conference on Learning Representations, ICLR 2020, Addis Ababa, Ethiopia, April 26--30, 2020."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 65--74","author":"Yaman","unstructured":"Yaman Umuroglu et al. 2017. FINN: A framework for fast, scalable binarized neural network inference. In Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 65--74."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"e_1_3_2_1_24_1","volume-title":"Any-Precision Deep Neural Networks. In Thirty-Fifth AAAI Conference on Artificial Intelligence. AAAI Press, 10763--10771","author":"Yu Haichao","year":"2021","unstructured":"Haichao Yu, Haoxiang Li, Humphrey Shi, Thomas S. Huang, and Gang Hua. 2021. Any-Precision Deep Neural Networks. In Thirty-Fifth AAAI Conference on Artificial Intelligence. AAAI Press, 10763--10771. https:\/\/ojs.aaai.org\/index.php\/AAAI\/article\/view\/17286"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Xiaofan Zhang et al. 2018. DNNBuilder: an Automated Tool for Building High-Performance DNN Hardware Accelerators for FPGAs. In (ICCAD).","DOI":"10.1145\/3240765.3240801"}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567872","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:35:12Z","timestamp":1767807312000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567872"}},"subtitle":["Arbitrary Precision DNN Accelerator Controlled by a RISC-V CPU"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":25,"alternative-id":["10.1145\/3566097.3567872","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567872","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}