{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:44:22Z","timestamp":1767811462603,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T00:00:00Z","timestamp":1675123200000},"content-version":"vor","delay-in-days":15,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1704758, 2112665"],"award-info":[{"award-number":["1704758, 2112665"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567880","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"70-75","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["APOSTLE"],"prefix":"10.1145","author":[{"given":"Ahmet F.","family":"Budak","sequence":"first","affiliation":[{"name":"UT Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Smart","sequence":"additional","affiliation":[{"name":"Analog Devices Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Swahn","sequence":"additional","affiliation":[{"name":"Analog Devices Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"UT Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"N. Horta \"Analogue and mixed-signal systems topologies exploration using symbolic methods \" 2002.","DOI":"10.1023\/A:1015098112015"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Iprail---intellectual property reuse-based analog ic layout automation \" Integration 2003 analog and Mixed-signal IC Design and Design Methodologies."},{"key":"e_1_3_2_1_3_1","volume-title":"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits,\" IEEE TCAD","author":"Daems W.","year":"2003","unstructured":"W. Daems, G. Gielen, and W. Sansen, \"Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits,\" IEEE TCAD, 2003."},{"key":"e_1_3_2_1_4_1","volume-title":"S. P. Boyd, and T. H. Lee, \"Optimal design of a cmos op-amp via geometric programming,\" IEEE TCAD","author":"M.","year":"2001","unstructured":"M. d. Hershenson, S. P. Boyd, and T. H. Lee, \"Optimal design of a cmos op-amp via geometric programming,\" IEEE TCAD, 2001."},{"key":"e_1_3_2_1_5_1","volume-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization,\" in DAC","author":"Wang Y.","year":"2014","unstructured":"Y. Wang, M. Orshansky, and C. Caramanis, \"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization,\" in DAC, 2014."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2526263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"e_1_3_2_1_9_1","volume-title":"A general and efficient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm,\" IEEE TCAD","author":"Liu B.","year":"2014","unstructured":"B. Liu, D. Zhao, P. Reynaert, and G. G. E. Gielen, \"Gaspad: A general and efficient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm,\" IEEE TCAD, 2014."},{"key":"e_1_3_2_1_10_1","first-page":"2012","article-title":"Practical bayesian optimization of machine learning algorithms","volume":"25","author":"Snoek J.","year":"2012","unstructured":"J. Snoek, H. Larochelle, and R. P. Adams, \"Practical bayesian optimization of machine learning algorithms,\" in NIPS, 2012, vol. 25, 2012.","journal-title":"NIPS"},{"key":"e_1_3_2_1_11_1","unstructured":"W. Lyu F. Yang C. Yan D. Zhou and X. Zeng \"Multi-objective bayesian optimization for analog\/rf circuit synthesis \" in DAC 18."},{"key":"e_1_3_2_1_12_1","volume-title":"An efficient analog circuit sizing method based on machine learning assisted global optimization,\" IEEE TCAD","author":"Budak A.","year":"2021","unstructured":"A. Budak, M. Gandara, W. Shi, D. Pan, N. Sun, and B. Liu, \"An efficient analog circuit sizing method based on machine learning assisted global optimization,\" IEEE TCAD, 2021."},{"key":"e_1_3_2_1_13_1","volume-title":"Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,\" DAC","author":"Wang H.","year":"2020","unstructured":"H. Wang, K. Wang, J. Yang, L. Shen, N. Sun, H. Lee, and S. Han, \"Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,\" DAC, 2020."},{"key":"e_1_3_2_1_14_1","volume-title":"Autockt: Deep reinforcement learning of analog circuit designs,\" DATE","author":"Settaluri K.","year":"2020","unstructured":"K. Settaluri, A. Haj-Ali, Q. Huang, K. Hakhamaneshi, and B. Nikoli\u0107, \"Autockt: Deep reinforcement learning of analog circuit designs,\" DATE, 2020."},{"key":"e_1_3_2_1_15_1","volume-title":"Dnn-opt: An rl inspired optimization for analog circuit sizing using deep neural networks,\" DAC","author":"Budak A. F.","year":"2021","unstructured":"A. F. Budak, P. Bhansali, B. Liu, N. Sun, D. Z. Pan, and C. V. Kashyap, \"Dnn-opt: An rl inspired optimization for analog circuit sizing using deep neural networks,\" DAC, 2021."},{"key":"e_1_3_2_1_16_1","volume-title":"Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design,\" in ICML","author":"Lyu W.","year":"2018","unstructured":"W. Lyu et al., \"Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design,\" in ICML, 2018."},{"key":"e_1_3_2_1_17_1","volume-title":"An efficient asynchronous batch bayesian optimization approach for analog circuit synthesis,\" in DAC","author":"Zhang S.","year":"2020","unstructured":"S. Zhang et al., \"An efficient asynchronous batch bayesian optimization approach for analog circuit synthesis,\" in DAC, 2020."},{"key":"e_1_3_2_1_18_1","volume-title":"A robust batch bayesian optimization for analog circuit synthesis via local penalization,\" in ASP-DAC","author":"Huang J.","year":"2021","unstructured":"J. Huang, F. Yang, C. Yan, D. Zhou, and X. Zeng, \"A robust batch bayesian optimization for analog circuit synthesis via local penalization,\" in ASP-DAC, 2021."},{"key":"e_1_3_2_1_19_1","volume-title":"Multi-fidelity surrogate-based optimization for electromagnetic simulation acceleration,\" TODAES, aug","author":"Wang Y.","year":"2020","unstructured":"Y. Wang, P. D. Franzon, D. Smart, and B. Swahn, \"Multi-fidelity surrogate-based optimization for electromagnetic simulation acceleration,\" TODAES, aug 2020."},{"key":"e_1_3_2_1_20_1","volume-title":"Trust-region method with deep reinforcement learning in analog design space exploration,\" in DAC","author":"Yang K.","year":"2021","unstructured":"K. Yang et al., \"Trust-region method with deep reinforcement learning in analog design space exploration,\" in DAC, 2021."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567880","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567880","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567880","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:33Z","timestamp":1767807273000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567880"}},"subtitle":["Asynchronously Parallel Optimization for Sizing Analog Transistors Using DNN Learning"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":20,"alternative-id":["10.1145\/3566097.3567880","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567880","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}