{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T18:39:53Z","timestamp":1767811193468,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T00:00:00Z","timestamp":1675123200000},"content-version":"vor","delay-in-days":15,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["No. CCF-1816361"],"award-info":[{"award-number":["No. CCF-1816361"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,1,16]]},"DOI":"10.1145\/3566097.3567884","type":"proceedings-article","created":{"date-parts":[[2023,1,31]],"date-time":"2023-01-31T18:40:49Z","timestamp":1675190449000},"page":"128-133","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["PAALM"],"prefix":"10.1145","author":[{"given":"Shuyuan","family":"Yu","sequence":"first","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheldon X.-D.","family":"Tan","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,1,31]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1269","volume-title":"Exploiting linear structure within convolutional networks for efficient evaluation,\" in Advances in Neural information Processing Systems","author":"Denton E. L.","year":"2014","unstructured":"E. L. Denton, W. Zaremba, J. Bruna, Y. LeCun, and R. Fergus, \"Exploiting linear structure within convolutional networks for efficient evaluation,\" in Advances in Neural information Processing Systems, pp. 1269--1277, 2014."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/3086952"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2981395"},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Approximate computing: An emerging paradigm for energy-efficient design,\" in 2013 18th IEEE European Test Symposium (ETS)","author":"Han J.","year":"2013","unstructured":"J. Han and M. Orshansky, \"Approximate computing: An emerging paradigm for energy-efficient design,\" in 2013 18th IEEE European Test Symposium (ETS), pp. 1--6, IEEE, 2013."},{"key":"e_1_3_2_1_5_1","first-page":"1","volume-title":"Approximate computing and the quest for computing efficiency,\" in 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Venkataramani S.","year":"2015","unstructured":"S. Venkataramani, S. T. Chakradhar, K. Roy, and A. Raghunathan, \"Approximate computing and the quest for computing efficiency,\" in 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1--6, IEEE, 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431632"},{"key":"e_1_3_2_1_7_1","first-page":"284","volume-title":"32\/28nm educational design kit: Capabilities, deployment and future,\" in 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia)","author":"Goldman R.","year":"2013","unstructured":"R. Goldman, K. Bartleson, T. Wood, K. Kranen, V. Melikyan, and E. Babayan, \"32\/28nm educational design kit: Capabilities, deployment and future,\" in 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 284--288, IEEE, 2013."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"e_1_3_2_1_9_1","first-page":"605","volume-title":"Leap: Leading-one detection-based softcore approximate multipliers with tunable accuracy,\" in 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Ebrahimi Z.","year":"2020","unstructured":"Z. Ebrahimi, S. Ullah, and A. Kumar, \"Leap: Leading-one detection-based softcore approximate multipliers with tunable accuracy,\" in 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 605--610, IEEE, 2020."},{"key":"e_1_3_2_1_10_1","first-page":"1366","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Saadat H.","year":"2020","unstructured":"H. Saadat, H. Javaid, A. Ignjatovic, and S. Parameswaran, \"Realm: reduced-error approximate log-based integer multiplier,\" in 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1366--1371, IEEE, 2020."},{"key":"e_1_3_2_1_11_1","first-page":"928","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ansari M. S.","year":"2019","unstructured":"M. S. Ansari, B. F. Cockburn, and J. Han, \"A hardware-efficient logarithmic multiplier with improved accuracy,\" in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 928--931, IEEE, 2019."},{"key":"e_1_3_2_1_12_1","first-page":"37","volume-title":"Hardware-efficient approximate logarithmic multiplier with reduced error,\" in 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Yu S.","year":"2022","unstructured":"S. Yu, M. Tasnim, and S. X.-D. Tan, \"HEALM: Hardware-efficient approximate logarithmic multiplier with reduced error,\" in 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 37--42, IEEE, 2022."},{"key":"e_1_3_2_1_13_1","first-page":"346","volume-title":"Trading accuracy for power with an underdesigned multiplier architecture,\" in 2011 24th Internatioal Conference on VLSI Design","author":"Kulkarni P.","year":"2011","unstructured":"P. Kulkarni, P. Gupta, and M. Ercegovac, \"Trading accuracy for power with an underdesigned multiplier architecture,\" in 2011 24th Internatioal Conference on VLSI Design, pp. 346--351, IEEE, 2011."},{"key":"e_1_3_2_1_14_1","first-page":"263","volume-title":"Power-and area-efficient approximate wallace tree multiplier for error-resilient systems,\" in Fifteenth International Symposium on Quality Electronic Design","author":"Bhardwaj K.","year":"2014","unstructured":"K. Bhardwaj, P. S. Mane, and J. Henkel, \"Power-and area-efficient approximate wallace tree multiplier for error-resilient systems,\" in Fifteenth International Symposium on Quality Electronic Design, pp. 263--269, IEEE, 2014."},{"key":"e_1_3_2_1_15_1","first-page":"917","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Prabakaran B. S.","year":"2018","unstructured":"B. S. Prabakaran, S. Rehman, M. A. Hanif, S. Ullah, G. Mazaheri, A. Kumar, and M. Shafique, \"Demas: An efficient design methodology for building approximate adders for fpga-based systems,\" in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 917--920, IEEE, 2018."},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"Area-optimized low-latency approximate multipliers for fpga-based hardware accelerators,\" in Proceedings of the 55th Annual Design Automation Conference","author":"Ullah S.","year":"2018","unstructured":"S. Ullah, S. Rehman, B. S. Prabakaran, F. Kriebel, M. A. Hanif, M. Shafique, and A. Kumar, \"Area-optimized low-latency approximate multipliers for fpga-based hardware accelerators,\" in Proceedings of the 55th Annual Design Automation Conference, pp. 1--6, 2018."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196115"},{"key":"e_1_3_2_1_18_1","first-page":"418","volume-title":"Drum: A dynamic range unbiased multiplier for approximate applications,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hashemi S.","year":"2015","unstructured":"S. Hashemi, R. I. Bahar, and S. Reda, \"Drum: A dynamic range unbiased multiplier for approximate applications,\" in 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 418--425, IEEE, 2015."},{"key":"e_1_3_2_1_19_1","volume-title":"Energy-efficient approximate multiplication for digital signal processing and classification applications,\" IEEE transactions on very large scale integration (VLSI) systems","author":"Narayanamoorthy S.","unstructured":"S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, \"Energy-efficient approximate multiplication for digital signal processing and classification applications,\" IEEE transactions on very large scale integration (VLSI) systems, vol. 23, no. 6, pp. 1180--1184, 2014."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857262"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Design Automation Conf. (DAC)","author":"Yu S.","year":"2021","unstructured":"S. Yu, Y. Liu, and S. X.-D. Tan, \"COSAIM: Counter-based stochastic-behaving approximate integer multiplier for deep neural networks,\" in Proc. Design Automation Conf. (DAC), pp. 1--6, Dec. 2021."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"Thermal-aware design for approximate dnn accelerators","author":"Zervakis G.","year":"2022","unstructured":"G. Zervakis, I. Anagnostopoulos, S. Alsalamin, O. Spantidi, I. Roman-Ballesteros, J. Henkel, and H. Amrouch, \"Thermal-aware design for approximate dnn accelerators,\" IEEE Transactions on Computers, pp. 1--1, 2022.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_24_1","volume-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky A.","year":"2009","unstructured":"A. Krizhevsky, G. Hinton, et al., \"Learning multiple layers of features from tiny images,\" 2009."}],"event":{"name":"ASPDAC '23: 28th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEICE","IEEE CAS","IPSJ"]},"container-title":["Proceedings of the 28th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567884","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567884","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3566097.3567884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T17:34:23Z","timestamp":1767807263000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3566097.3567884"}},"subtitle":["Power Density Aware Approximate Logarithmic Multiplier Design"],"short-title":[],"issued":{"date-parts":[[2023,1,16]]},"references-count":24,"alternative-id":["10.1145\/3566097.3567884","10.1145\/3566097"],"URL":"https:\/\/doi.org\/10.1145\/3566097.3567884","relation":{},"subject":[],"published":{"date-parts":[[2023,1,16]]},"assertion":[{"value":"2023-01-31","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}